{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T07:40:44Z","timestamp":1729669244149,"version":"3.28.0"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/esscirc.2016.7598311","type":"proceedings-article","created":{"date-parts":[[2016,10,20]],"date-time":"2016-10-20T17:07:39Z","timestamp":1476983259000},"page":"339-342","source":"Crossref","is-referenced-by-count":1,"title":["A 0.0175mm<sup>2<\/sup>600\u00b5W 32kHz input 307MHz output PLL with 190ps&lt;inf&gt;rms&lt;\/inf&gt; jitter in 28nm FD-SOI"],"prefix":"10.1109","author":[{"given":"Abhirup","family":"Lahiri","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nitin","family":"Gupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"331","DOI":"10.1109\/TCSII.2012.2195064","article-title":"Area-Efficient Low-Noise Low-Spur Architecture for an Analog PLL Working From a Low Frequency Reference","volume":"59","author":"pu","year":"2012","journal-title":"IEEE Trans Circuits Sys II Exp Briefs"},{"key":"ref3","first-page":"87","article-title":"A $600\\mu {\\text{A}}$ 32 kHz input 960 MHz output CP-PLL with 530ps integrated jitter in 28nm FD-SOI process","author":"lahiri","year":"2014","journal-title":"Proc ESSCIRC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2239114"},{"key":"ref5","first-page":"448","article-title":"A 70.5-to-85.5GHz 65nm Phase-Locked Loop with Passive Scaling of Loop Filter","author":"kim","year":"2015","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2160789"},{"key":"ref1","first-page":"454","article-title":"A 0.032 mm2 3.1 mW synthesized pixel clock generator with 30ps rms integrated jitter and 10-to-630MHz DCO tuning range","author":"kim","year":"2013","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference","start":{"date-parts":[[2016,9,12]]},"location":"Lausanne, Switzerland","end":{"date-parts":[[2016,9,15]]}},"container-title":["ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7585490\/7598228\/07598311.pdf?arnumber=7598311","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T21:44:20Z","timestamp":1498340660000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7598311\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2016.7598311","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}