{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,15]],"date-time":"2025-08-15T02:21:23Z","timestamp":1755224483885,"version":"3.43.0"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/esscirc.2017.8094522","type":"proceedings-article","created":{"date-parts":[[2017,11,28]],"date-time":"2017-11-28T11:03:53Z","timestamp":1511867033000},"page":"47-50","source":"Crossref","is-referenced-by-count":2,"title":["A 0.17-mm<sup>2<\/sup> 3.19-nJ\/transform 256-point fast fourier transform core based on spatiotemporally fine-grained active leakage suppression"],"prefix":"10.1109","author":[{"given":"Joao P.","family":"Cerqueira","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Columbia University in the City of New York, New York, NY, USA"}]},{"given":"Mingoo","family":"Seok","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Columbia University in the City of New York, New York, NY, USA"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2176163"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746346"},{"key":"ref6","article-title":"Zigzag Super Cut-off CMOS (ZSCCMOS) Block Activation with Self-Adaptive Voltage Level Controller: An Alternative to Clock-Gating Scheme in Leakage Dominant Era","author":"min","year":"2003","journal-title":"International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2435522"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2273841"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757512"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.920320"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837945"}],"event":{"name":"ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference (ESSCIRC)","start":{"date-parts":[[2017,9,11]]},"location":"Leuven, Belgium","end":{"date-parts":[[2017,9,14]]}},"container-title":["ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8061155\/8094509\/08094522.pdf?arnumber=8094522","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,12]],"date-time":"2025-08-12T17:54:42Z","timestamp":1755021282000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8094522\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2017.8094522","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}