{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,5]],"date-time":"2026-05-05T15:39:08Z","timestamp":1777995548206,"version":"3.51.4"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/esscirc.2017.8094546","type":"proceedings-article","created":{"date-parts":[[2017,11,28]],"date-time":"2017-11-28T11:03:53Z","timestamp":1511867033000},"page":"143-146","source":"Crossref","is-referenced-by-count":19,"title":["A 14-Bit, 1-ps resolution, two-step ring and 2D Vernier TDC in 130nm CMOS technology"],"prefix":"10.1109","author":[{"given":"Hechen","family":"Wang","sequence":"first","affiliation":[]},{"given":"Fa Foster","family":"Dai","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"An 860?W 2.1-to-2.7GHz all-digital PLL-based frequency modulator with a DTC-assisted snapshot TDC for WPAN (bluetooth smart and Zigbee) applications","author":"chillara","year":"2014","journal-title":"ISSCC"},{"key":"ref3","article-title":"A 20Mb\/s phase modulator based on a 3.6GHz digital PLL with ?36dB EVM at 5mW power","author":"marzin","year":"2012","journal-title":"ISSCC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040306"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2047435"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063035"},{"key":"ref7","first-page":"1","article-title":"A 0.63ps, 12b, synchronous cyclic TDC using a time adder for on-chip jitter measurement of a SoC in 28nm CMOS technology","author":"kim","year":"2014","journal-title":"VLSI"},{"key":"ref2","article-title":"A 330?W 1.25ps 400fs-INL Vernier Time-to-Digital Converter with 2D Reconfigurable Spiral Arbiter Array and 2nd-Order ?? Linearization","author":"wang","year":"2017","journal-title":"CICC"},{"key":"ref9","first-page":"336","article-title":"A 65nm CMOS ADPLL with 360?W 1.6ps-INL SS-ADC-Based Period-Detection-Free TDC","author":"sai","year":"2016","journal-title":"ISSCC"},{"key":"ref1","first-page":"421","article-title":"A 14nm Fractional-N Digital PLL with 0.14psrms Jitter and ?78dBc Fractional Spur for Cellular RFICs","author":"yao","year":"2017","journal-title":"ISSCC"}],"event":{"name":"ESSCIRC 2017 - 43rd IEEE European Solid-State Circuits Conference","location":"Leuven","start":{"date-parts":[[2017,9,11]]},"end":{"date-parts":[[2017,9,14]]}},"container-title":["ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8061155\/8094509\/08094546.pdf?arnumber=8094546","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,13]],"date-time":"2017-12-13T14:21:44Z","timestamp":1513174904000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8094546\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2017.8094546","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}