{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T16:44:38Z","timestamp":1730220278292,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/esscirc.2017.8094550","type":"proceedings-article","created":{"date-parts":[[2017,11,23]],"date-time":"2017-11-23T22:02:26Z","timestamp":1511474546000},"page":"153-162","source":"Crossref","is-referenced-by-count":7,"title":["A 2.7pJ\/cycle 16MHz SoC with 4.3nW power-off ARM Cortex-M0+ core in 28nm FD-SOI"],"prefix":"10.1109","author":[{"given":"Guenole","family":"Lallement","sequence":"first","affiliation":[]},{"given":"Fady","family":"Abouzeid","sequence":"additional","affiliation":[]},{"given":"Martin","family":"Cochet","sequence":"additional","affiliation":[]},{"given":"Jean-Marc","family":"Daveau","sequence":"additional","affiliation":[]},{"given":"Philippe","family":"Roche","sequence":"additional","affiliation":[]},{"given":"Jean-Luc","family":"Autran","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"On-Chip 28nm FD-SOI digital frequency generator for SoC clocking","author":"cochet","year":"0","journal-title":"Submitted to 2017 IEEE European Solid-State Circuits Conference (ESSCIRC)"},{"key":"ref3","first-page":"2","article-title":"Implications of Historical Trends in the Electrical Eficiency of Computing","author":"koomey","year":"2011","journal-title":"IEEE Annals of the History of Computing"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2016.7598291"},{"journal-title":"The Definitive Guide to Arm® Cortex®-M0 and Cortex-M0+ Processors","year":"2015","author":"yiu","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062968"},{"key":"ref7","first-page":"31","article-title":"A subthreshold ARM cortex-M0+ subsystem in 65 nm CMOS for WSN applications with 14 Power Domains, 10T SRAM, and integrated voltage regulator","author":"myers","year":"2016","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref2","first-page":"3","article-title":"Ultra-low Energy systems: Analog to information","volume":"2016","author":"bahai","year":"2016","journal-title":"European Solid-State Device Research Conference"},{"key":"ref9","first-page":"108","article-title":"28nm FD-SOI technology and design platform for sub-00pJ\/cycle and SER-immune 32bits processors","author":"abouzeid","year":"2015","journal-title":"2016 IEEE European Solid-State Circuits Conference (ESS-CIRC)"},{"key":"ref1","article-title":"IoT platforms: enabling the Internet of Things","author":"lucero","year":"2016","journal-title":"IHS Technology - Whitepaper"}],"event":{"name":"ESSCIRC 2017 - 43rd IEEE European Solid-State Circuits Conference","start":{"date-parts":[[2017,9,11]]},"location":"Leuven","end":{"date-parts":[[2017,9,14]]}},"container-title":["ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8061155\/8094509\/08094550.pdf?arnumber=8094550","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,3]],"date-time":"2020-02-03T18:53:41Z","timestamp":1580756021000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8094550\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2017.8094550","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}