{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T13:55:32Z","timestamp":1725630932359},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/esscirc.2017.8094551","type":"proceedings-article","created":{"date-parts":[[2017,11,28]],"date-time":"2017-11-28T16:03:53Z","timestamp":1511885033000},"page":"163-166","source":"Crossref","is-referenced-by-count":2,"title":["Near-Vt adaptive microprocessor and power-management-unit system based on direct error regulation"],"prefix":"10.1109","author":[{"given":"Seongjong","family":"Kim","sequence":"first","affiliation":[]},{"given":"Joao Pedro","family":"Cerqueira","sequence":"additional","affiliation":[]},{"given":"Mingoo","family":"Seok","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2016.7844192"},{"key":"ref3","first-page":"458","article-title":"An Oversampling SAR ADC with DAC Mismatch Error Shaping Achieving 105dB SFDR and 101dV SNDR over 1kHz BW in 55nm CMOS","author":"shu","year":"2016","journal-title":"IEEE International Solid-State Circuits Conference"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062972"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757350"},{"key":"ref11","article-title":"In-Situ Error Detection Technique in Ultra-Low-Voltage Pipelines: Analysis and Optimizations","author":"jin","year":"2016","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"ref5","first-page":"370","article-title":"A fully integrated successive approximation switched-capacitor DC-DC converter with 31mV output voltage resolution","author":"bang","year":"2013","journal-title":"IEEE International Solid-State Circuits Conference"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108910"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177102"},{"key":"ref2","first-page":"264","article-title":"A 450mV Timing-Margin-Free Waveform Sorter based on Body Swapping Error Correction","author":"kim","year":"2016","journal-title":"IEEE Symp VLSI Circuits"},{"key":"ref9","first-page":"316","article-title":"A RISC-V vector processor with tighlty-integrated switched-capacitor DC-DC converters in 28nm FDSOI","author":"zimmer","year":"2015","journal-title":"IEEE Symp VLSI Circuits"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079410"}],"event":{"name":"ESSCIRC 2017 - 43rd IEEE European Solid-State Circuits Conference","start":{"date-parts":[[2017,9,11]]},"location":"Leuven","end":{"date-parts":[[2017,9,14]]}},"container-title":["ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8061155\/8094509\/08094551.pdf?arnumber=8094551","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,13]],"date-time":"2017-12-13T19:21:35Z","timestamp":1513192895000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8094551\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2017.8094551","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}