{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T21:13:29Z","timestamp":1725743609497},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/esscirc.2017.8094555","type":"proceedings-article","created":{"date-parts":[[2017,11,28]],"date-time":"2017-11-28T16:03:53Z","timestamp":1511885033000},"page":"179-180","source":"Crossref","is-referenced-by-count":4,"title":["A 12b, 1 GSps TI pipelined-SAR converter with 65 dB SFDR through buffer linearization and gain mismatch correction in 28nm FD-SOI"],"prefix":"10.1109","author":[{"given":"Mattias","family":"Palm","sequence":"first","affiliation":[{"name":"Ericsson Research, Ericsson AB, Lund, Sweden"}]},{"given":"Daniele","family":"Mastantuono","sequence":"additional","affiliation":[{"name":"Ericsson Research, Ericsson AB, Lund, Sweden"}]},{"given":"Roland","family":"Strandberg","sequence":"additional","affiliation":[{"name":"Ericsson Research, Ericsson AB, Lund, Sweden"}]},{"given":"Lars","family":"Sundstrom","sequence":"additional","affiliation":[{"name":"Ericsson Research, Ericsson AB, Lund, Sweden"}]},{"given":"Sven","family":"Mattisson","sequence":"additional","affiliation":[{"name":"Ericsson Research, Ericsson AB, Lund, Sweden"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1049\/el:19990028"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2361774"},{"key":"ref10","first-page":"1","article-title":"A 12-bit 1.6 GS\/s Interleaved SAR ADC with Dual Reference Shifting and Interpolation Achieving 17.8 fJ\/conv-step in 65nm CMOS","author":"nam","year":"2016","journal-title":"Proc of the 2016 Proc Symp VLSI Circuits"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573537"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048498"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063127"},{"key":"ref7","first-page":"466","article-title":"A 4GS\/s 13b Pipelined ADC with Capacitor and Amplifier Sharing in 16nm CMOS","author":"wu","year":"2016","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063126"},{"key":"ref9","first-page":"1","article-title":"A 14.6mW 12b 800MS\/s 4xTime-Interleaved Pipelined SAR ADC achieving 60.8dB SNDR with Nyquist input and sampling timing skew of 60fsrms without calibration","author":"lien","year":"2016","journal-title":"Proc of the 2016 Proc Symp VLSI Circuits"},{"journal-title":"ADC Performance Survey 1997–2013","year":"0","author":"murmann","key":"ref1"}],"event":{"name":"ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference (ESSCIRC)","start":{"date-parts":[[2017,9,11]]},"location":"Leuven, Belgium","end":{"date-parts":[[2017,9,14]]}},"container-title":["ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8061155\/8094509\/08094555.pdf?arnumber=8094555","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,29]],"date-time":"2022-08-29T21:48:17Z","timestamp":1661809697000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8094555\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2017.8094555","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}