{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T08:46:41Z","timestamp":1767084401652},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/esscirc.2017.8094586","type":"proceedings-article","created":{"date-parts":[[2017,11,28]],"date-time":"2017-11-28T16:03:53Z","timestamp":1511885033000},"page":"303-307","source":"Crossref","is-referenced-by-count":2,"title":["A system of array families and synthesized soft arrays for the POWER9\u2122 processor in 14nm SOI FinFET technology"],"prefix":"10.1109","author":[{"given":"P.","family":"Salz","sequence":"first","affiliation":[]},{"given":"A.","family":"Frisch","sequence":"additional","affiliation":[]},{"given":"W.","family":"Penth","sequence":"additional","affiliation":[]},{"given":"J.","family":"Noack","sequence":"additional","affiliation":[]},{"given":"T.","family":"Kalla","sequence":"additional","affiliation":[]},{"given":"R.","family":"Sautter","sequence":"additional","affiliation":[]},{"given":"M.","family":"Kugel","sequence":"additional","affiliation":[]},{"given":"O.","family":"Torreiter","sequence":"additional","affiliation":[]},{"given":"G.","family":"Sapp","sequence":"additional","affiliation":[]},{"given":"M.","family":"Lee","sequence":"additional","affiliation":[]},{"given":"E.","family":"Fluhr","sequence":"additional","affiliation":[]},{"given":"A.","family":"Rozenfeld","sequence":"additional","affiliation":[]},{"given":"J.","family":"Pille","sequence":"additional","affiliation":[]},{"given":"D.","family":"Wendel","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"Structured soft blocks: Bridging the gap between custom and synthesized designs","author":"villarubia","year":"2013","journal-title":"presented at DAC"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/HOTCHIPS.2016.7936223"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/DATE.2010.5457179"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/ISSCC.2010.5433849"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/ISSCC.2017.7870255"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/ISSCC.2013.6487633"}],"event":{"name":"ESSCIRC 2017 - 43rd IEEE European Solid-State Circuits Conference","start":{"date-parts":[[2017,9,11]]},"location":"Leuven","end":{"date-parts":[[2017,9,14]]}},"container-title":["ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8061155\/8094509\/08094586.pdf?arnumber=8094586","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,13]],"date-time":"2017-12-13T19:21:39Z","timestamp":1513192899000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8094586\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2017.8094586","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}