{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T10:04:26Z","timestamp":1725703466270},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/esscirc.2017.8094591","type":"proceedings-article","created":{"date-parts":[[2017,11,28]],"date-time":"2017-11-28T16:03:53Z","timestamp":1511885033000},"page":"324-327","source":"Crossref","is-referenced-by-count":2,"title":["A 2\u00d714bit digital transmitter with memoryless current unit cells and integrated AM\/PM calibration"],"prefix":"10.1109","author":[{"given":"Mark","family":"Ingels","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Davide","family":"Dermit","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yao","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hans","family":"Cappelle","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jan","family":"Craninckx","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/ISSCC.2007.373431"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/ISSCC.2017.7870341"},{"key":"ref5","first-page":"379","article-title":"A linear 28nm CMOS digital transmitter with 2&#x00D7;12bit up to LO baseband sampling and- 58dBc C-IM3","author":"ingels","year":"2014","journal-title":"ESSCIRC"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/ISSCC.2017.7870339"},{"key":"ref1","first-page":"172","article-title":"A dual-band digital-WiFi 802.11 a\/b\/g\/n transmitter SoC with digital I\/Q combining and diamond profile mapping for compact die area and improved efficiency in 40nm CMOS","author":"deng","year":"2016","journal-title":"ISSCC"}],"event":{"name":"ESSCIRC 2017 - 43rd IEEE European Solid-State Circuits Conference","start":{"date-parts":[[2017,9,11]]},"location":"Leuven","end":{"date-parts":[[2017,9,14]]}},"container-title":["ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8061155\/8094509\/08094591.pdf?arnumber=8094591","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,13]],"date-time":"2017-12-13T19:21:39Z","timestamp":1513192899000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8094591\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2017.8094591","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}