{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:25:08Z","timestamp":1772119508362,"version":"3.50.1"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/esscirc.2018.8494257","type":"proceedings-article","created":{"date-parts":[[2018,12,7]],"date-time":"2018-12-07T21:18:18Z","timestamp":1544217498000},"page":"98-101","source":"Crossref","is-referenced-by-count":8,"title":["A 230mV-950mV 2.8Tbps\/W Unified SHA256\/SM3 Secure Hashing Hardware Accelerator in 14nm Tri-Gate CMOS"],"prefix":"10.1109","author":[{"given":"Vikram","family":"Suresh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sudhir","family":"Satpathy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sanu","family":"Mathew","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark","family":"Anders","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Himanshu","family":"Kaul","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amit","family":"Agarwal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven","family":"Hsu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ram","family":"Krishnamurthy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"Iteration Bound Analysis and Throughput Optimum Architecture of SHA-256 (384,512) for Hardware Implementations","author":"lee","year":"2007","journal-title":"WISA"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2010.5619892"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CIS.2014.176"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269207"},{"key":"ref8","article-title":"a 14nm SoC platform technology featuring 2nd generation tri-gate transistors, 70 nm gate pitch, 52 nm metal pitch, and 0.0499 um2 sram cells, optimized for low power, high performance and high density soc products","author":"jan","year":"2015","journal-title":"Symposium on VLSI Technology"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TrustCom.2014.111"},{"key":"ref2","article-title":"Standardization Administration of the People's Republic of China","year":"2016","journal-title":"GB\/T 32905–2016 Information security techniques - SM3 cryptographic hash algorithm"},{"key":"ref1","article-title":"Circuit challenges from cryptography","author":"verbauwhede","year":"2015","journal-title":"ISSCC"}],"event":{"name":"ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference (ESSCIRC)","location":"Dresden","start":{"date-parts":[[2018,9,3]]},"end":{"date-parts":[[2018,9,6]]}},"container-title":["ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8476980\/8494227\/08494257.pdf?arnumber=8494257","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T02:36:43Z","timestamp":1598236603000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8494257\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2018.8494257","relation":{},"subject":[],"published":{"date-parts":[[2018,9]]}}}