{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T11:00:46Z","timestamp":1725706846507},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/esscirc.2018.8494275","type":"proceedings-article","created":{"date-parts":[[2018,11,6]],"date-time":"2018-11-06T02:24:46Z","timestamp":1541471086000},"page":"318-321","source":"Crossref","is-referenced-by-count":5,"title":["A 29 Gops\/Watt 3D-Ready 16-Core Computing Fabric with Scalable Cache Coherent Architecture Using Distributed L2 and Adaptive L3 Caches"],"prefix":"10.1109","author":[{"given":"E.","family":"Guthmuller","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Fuguet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Vivet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Bernard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"I.","family":"Miro-Panades","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Durupt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Beignc","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Lattard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Cheramy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Greiner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Q.","family":"Meunier","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P. Bazargan","family":"Sabet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2369503"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2016.7519310"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.36"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2013.6673297"},{"key":"ref14","article-title":"A Framework for Deep Neural Networks Exploration, Spike Transcoding and Code Generation for COTS and Dedicated Hardware IPs","author":"bichler","year":"0","journal-title":"DAC 2017"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2017.8046240"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2472598"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2016.7970012"},{"year":"0","key":"ref3"},{"key":"ref6","article-title":"AMD’ s next generation GPU and high bandwidth memory architecture: FURY","author":"macri","year":"2015","journal-title":"Proc HOT Chip Symp"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2017.8309222"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853232"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870256"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2611497"},{"key":"ref1","article-title":"Three-Dimensional Integrated Circuit Design, 2nd edition","author":"pavlidis","year":"2017","journal-title":"Second edition Morgan Kaufmann"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2011.7477491"}],"event":{"name":"ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference (ESSCIRC)","start":{"date-parts":[[2018,9,3]]},"location":"Dresden","end":{"date-parts":[[2018,9,6]]}},"container-title":["ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8476980\/8494227\/08494275.pdf?arnumber=8494275","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T01:35:44Z","timestamp":1598232944000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8494275\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2018.8494275","relation":{},"subject":[],"published":{"date-parts":[[2018,9]]}}}