{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:26:26Z","timestamp":1729664786260,"version":"3.28.0"},"reference-count":36,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/esscirc.2018.8494310","type":"proceedings-article","created":{"date-parts":[[2018,11,5]],"date-time":"2018-11-05T21:24:46Z","timestamp":1541453086000},"page":"6-11","source":"Crossref","is-referenced-by-count":9,"title":["Generating the Next Wave of Custom Silicon"],"prefix":"10.1109","author":[{"given":"Borivoje","family":"Nikolic","sequence":"first","affiliation":[]},{"given":"Elad","family":"Alon","sequence":"additional","affiliation":[]},{"given":"Krste","family":"Asanovic","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2690859"},{"key":"ref32","doi-asserted-by":"crossref","first-page":"930","DOI":"10.1109\/JSSC.2016.2519386","article-title":"A RISC-V vector processor with simultaneous-switching switched-capacitor DC-DC converters in 28 nm FDSOI","volume":"51","author":"zimmer","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2014.6942056"},{"key":"ref30","article-title":"An out-of-order RISC-V processor with resilient low-voltage operation in 28nm CMOS","author":"chiu","year":"2018","journal-title":"Symposium on VLSI Circuits Digest of Technical Papers"},{"key":"ref36","article-title":"A real-time, analog\/digital co-designed 1.89-GHz bandwidth, 175-kHz resolution sparse spectral analysis RISC-V SoC in 16-nm FinFET","author":"wang","year":"2018","journal-title":"presented at the European Solid State Circuits Conference"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00014"},{"key":"ref34","article-title":"Designing digital signal processors with RocketChip","author":"rigge","year":"0","journal-title":"Second Workshop on Computer Architecture Research with RISC-V (CARRV 2018)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.81"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757323"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2015.7313819"},{"key":"ref13","first-page":"65","article-title":"Let's design algorithms for VLSI systems","author":"kung","year":"1979","journal-title":"Proc Third Caltech Conf on Very Large Scale Integration"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"220","DOI":"10.1007\/3-540-15975-4_39","article-title":"Designing regular array architectures using higher order functions","author":"sheeran","year":"1985","journal-title":"Functional Programming Languages and Computer Architecture"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2004.840306"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228472"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"journal-title":"MAGMA","year":"0","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203780"},{"key":"ref28","article-title":"TileLink: A free and open-source, high-performance scalable cache-coherent fabric designed for RISC-V","author":"terpstra","year":"2017","journal-title":"Proc 7th RISC-V Workshop"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"40","DOI":"10.1109\/ISSCC.2018.8310173","article-title":"‘Zeppelin’: An SoC for multichip architectures","author":"beck","year":"2018","journal-title":"Solid-State Circuits Conference-(ISSCC) 2018 IEEE International"},{"journal-title":"SiFive Freedom Platform","year":"0","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870257"},{"journal-title":"How Much Will That Chip Cost?","year":"0","key":"ref6"},{"key":"ref29","article-title":"Diplomatic design patterns: A TileLink case study","author":"cook","year":"0","journal-title":"First Workshop on Computer Architecture Research with RISC-V (CARRV 2017)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831796"},{"key":"ref8","article-title":"The landscape of parallel computing research: A view from berkeley","author":"asanovic","year":"2006","journal-title":"Technical Report UCB\/EECS-2006-183"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2017.7906883"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1465482.1465560"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234194"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3195981"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717780"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"1016","DOI":"10.1109\/ICASSP.2016.7471829","article-title":"A generator of memory-based, runtime-reconfigurable 2N 3M 5K FFT engines","author":"wang","year":"2016","journal-title":"Acoustics Speech and Signal Processing (ICASSP) 2016 IEEE International Conference on"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357061"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691100"},{"journal-title":"The rocket chip generator","year":"2016","author":"asanovic","key":"ref26"},{"key":"ref25","doi-asserted-by":"crossref","DOI":"10.1109\/VLSIC.2018.8502313","article-title":"An automated SerDes frontend generator verified with a 16nm instance achieving 15 Gb\/s at 1.96 pJ\/bit","author":"chang","year":"2018","journal-title":"2018 Symposium on VLSI Circuits Digest of Technical Papers"}],"event":{"name":"ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference (ESSCIRC)","start":{"date-parts":[[2018,9,3]]},"location":"Dresden","end":{"date-parts":[[2018,9,6]]}},"container-title":["ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8476980\/8494227\/08494310.pdf?arnumber=8494310","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,9,5]],"date-time":"2022-09-05T06:07:20Z","timestamp":1662358040000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8494310\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2018.8494310","relation":{},"subject":[],"published":{"date-parts":[[2018,9]]}}}