{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T16:44:58Z","timestamp":1730220298193,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/esscirc.2018.8494320","type":"proceedings-article","created":{"date-parts":[[2018,12,7]],"date-time":"2018-12-07T21:18:18Z","timestamp":1544217498000},"page":"182-185","source":"Crossref","is-referenced-by-count":3,"title":["A 19Gb\/s RX for VSR-C2C Links with Clock-Less DFE and High-BW CDR Based on Master-Slave ILOs in 14nm CMOS"],"prefix":"10.1109","author":[{"given":"Gautam R.","family":"Gangasani","sequence":"first","affiliation":[]},{"given":"Peter R.","family":"Kinget","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417970"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2340574"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2429714"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434006"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2259033"},{"journal-title":"ISSCC Dig Tech Papers","year":"2017","author":"rahman","key":"ref5"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031042"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560263"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2014.6942119"},{"key":"ref2","article-title":"A 1.8 pJ\/bit 16×16 Gb\/s Source-Synchronous Parallel Interface in 32 nm SOI CMOS with Receiver Redundancy for Link Recalibration","volume":"51","author":"dickson","year":"2016","journal-title":"JSSC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2744661"},{"key":"ref1","article-title":"Facing the Exascale Energy Wall","author":"kogge","year":"2010","journal-title":"International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems"}],"event":{"name":"ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference (ESSCIRC)","start":{"date-parts":[[2018,9,3]]},"location":"Dresden","end":{"date-parts":[[2018,9,6]]}},"container-title":["ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8476980\/8494227\/08494320.pdf?arnumber=8494320","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T01:36:06Z","timestamp":1598232966000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8494320\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2018.8494320","relation":{},"subject":[],"published":{"date-parts":[[2018,9]]}}}