{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T18:55:56Z","timestamp":1771613756693,"version":"3.50.1"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/esscirc.2019.8902868","type":"proceedings-article","created":{"date-parts":[[2019,11,25]],"date-time":"2019-11-25T19:29:08Z","timestamp":1574710148000},"page":"111-114","source":"Crossref","is-referenced-by-count":2,"title":["A 22.5\u201327.7-GHz Fast-Lock Bang-Bang Digital PLL in 28-nm CMOS for Millimeter-Wave Communication With 220-fs RMS Jitter"],"prefix":"10.1109","author":[{"given":"Cheng-Hsueh","family":"Tsai","sequence":"first","affiliation":[]},{"given":"Federico","family":"Pepe","sequence":"additional","affiliation":[]},{"given":"Giovanni","family":"Mangraviti","sequence":"additional","affiliation":[]},{"given":"Zhiwei","family":"Zong","sequence":"additional","affiliation":[]},{"given":"Jan","family":"Craninckx","sequence":"additional","affiliation":[]},{"given":"Piet","family":"Wambacq","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2815843"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2886338"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2746669"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2149610"},{"key":"ref11","first-page":"268","article-title":"16.7 A 30GHz digital sub-sampling fractional-N PLL with 198fsrms jitter in 65nm LP CMOS","author":"grimaldi","year":"2019","journal-title":"Proc ISSCC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310279"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2866454"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.886896"},{"key":"ref2","first-page":"243","article-title":"A 54–64.8 GHz subharmonically injection-locked frequency synthesizer with transmitter EVM between ?26.5 dB and ?28.8 dB in 28 nm CMOS","author":"tsai","year":"2017","journal-title":"Proc ESSCIRC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310277"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2529004"}],"event":{"name":"ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference (ESSCIRC)","location":"Cracow, Poland","start":{"date-parts":[[2019,9,23]]},"end":{"date-parts":[[2019,9,26]]}},"container-title":["ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8895615\/8902346\/08902868.pdf?arnumber=8902868","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:10:41Z","timestamp":1657854641000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8902868\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2019.8902868","relation":{},"subject":[],"published":{"date-parts":[[2019,9]]}}}