{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T03:08:52Z","timestamp":1725592132951},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/esscirc.2019.8902924","type":"proceedings-article","created":{"date-parts":[[2019,11,25]],"date-time":"2019-11-25T19:29:08Z","timestamp":1574710148000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Min-Delay Margin\/Error Detection and Correction for Flip-Flops and Pulsed Latches in 10-nm CMOS"],"prefix":"10.1109","author":[{"given":"Pascal A.","family":"Meinerzhagen","sequence":"first","affiliation":[]},{"given":"Sandip","family":"Kundu","sequence":"additional","affiliation":[]},{"given":"Andres","family":"Malavasi","sequence":"additional","affiliation":[]},{"given":"Trang","family":"Nguyen","sequence":"additional","affiliation":[]},{"given":"Muhammad M.","family":"Khellah","sequence":"additional","affiliation":[]},{"given":"James W.","family":"Tschanz","sequence":"additional","affiliation":[]},{"given":"Vivek","family":"De","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2014.6858421"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417956"},{"key":"ref10","first-page":"38","article-title":"An energy-efficient graphics processor featuring fine-grain DVFS with integrated voltage regulators, execution-unit turbo, and retentive sleep in 14nm tri-gate CMOS","author":"meinerzhagen","year":"2018","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2002.992252"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2014.6946044"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.962284"},{"key":"ref12","first-page":"444","article-title":"Adaptive clocking in the POWER9TM processor for voltage droop protection","author":"floyd","year":"2017","journal-title":"Proc ISSCC"},{"key":"ref8","first-page":"264","article-title":"Razor-lite: A side-channel error-detection register for timing-margin recovery in 45nm SOI CMOS","author":"kim","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2358553"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2847622"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176932"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838549"}],"event":{"name":"ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference (ESSCIRC)","start":{"date-parts":[[2019,9,23]]},"location":"Cracow, Poland","end":{"date-parts":[[2019,9,26]]}},"container-title":["ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8895615\/8902346\/08902924.pdf?arnumber=8902924","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:10:40Z","timestamp":1657854640000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8902924\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2019.8902924","relation":{},"subject":[],"published":{"date-parts":[[2019,9]]}}}