{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T03:07:05Z","timestamp":1725592025906},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/esscirc.2019.8902925","type":"proceedings-article","created":{"date-parts":[[2019,11,25]],"date-time":"2019-11-25T19:29:08Z","timestamp":1574710148000},"page":"99-102","source":"Crossref","is-referenced-by-count":0,"title":["A 1-GS\/s 8-Bit 12.01-fJ\/conv.-step Two-Step SAR ADC in 28-nm FDSOI Technology"],"prefix":"10.1109","author":[{"given":"Qingjun","family":"Fan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinghong","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502316"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2591822"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870467"},{"key":"ref6","first-page":"260","article-title":"A 35mW 8b 8.8 GS\/s SAR ADC with low-power capacitive reference buffers in 32 nm digital SOI CMOS","author":"kull","year":"2013","journal-title":"IEEE Symp VLSI Circuits Dig"},{"key":"ref5","article-title":"A 1 GS\/s 8-bit two-step SAR ADC with fast noise reduction and background calibration","author":"fan","year":"2019","journal-title":"Proc IEEE European Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870371"},{"key":"ref7","first-page":"97","article-title":"A >3 GHz ERBW 1.1GS\/s 8b two-step SAR ADC with recursive-weight DAC","author":"chen","year":"2018","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2278471"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2682839"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2417803"}],"event":{"name":"ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference (ESSCIRC)","start":{"date-parts":[[2019,9,23]]},"location":"Cracow, Poland","end":{"date-parts":[[2019,9,26]]}},"container-title":["ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8895615\/8902346\/08902925.pdf?arnumber=8902925","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:10:40Z","timestamp":1657854640000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8902925\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2019.8902925","relation":{},"subject":[],"published":{"date-parts":[[2019,9]]}}}