{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T16:45:50Z","timestamp":1730220350975,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,9,13]],"date-time":"2021-09-13T00:00:00Z","timestamp":1631491200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,9,13]],"date-time":"2021-09-13T00:00:00Z","timestamp":1631491200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,9,13]],"date-time":"2021-09-13T00:00:00Z","timestamp":1631491200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,9,13]]},"DOI":"10.1109\/esscirc53450.2021.9567825","type":"proceedings-article","created":{"date-parts":[[2021,10,26]],"date-time":"2021-10-26T21:10:54Z","timestamp":1635282654000},"page":"215-218","source":"Crossref","is-referenced-by-count":0,"title":["A Dual-Mode Second-Order Oversampling Analog-to-Digital Converter"],"prefix":"10.1109","author":[{"given":"Abhijeet","family":"Taralkar","sequence":"first","affiliation":[]},{"given":"Francesco","family":"Conzatti","sequence":"additional","affiliation":[]},{"given":"Piero","family":"Malcovati","sequence":"additional","affiliation":[]},{"given":"Andrea","family":"Baschirotto","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063026"},{"key":"ref3","first-page":"143","article-title":"A 14-bit extended-range incremental ?? ADC matlab-model based on 90nm CMOS-technology","author":"cavallo","year":"0","journal-title":"Proc of ICICDT"},{"key":"ref6","first-page":"466","article-title":"A 13µm CMOS SoC for simultaneous multichannel optogenetics and electrophysiological brain recording","author":"gagnon-turcotte","year":"2018","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref5","first-page":"470","article-title":"A 92dB dynamic range sub-µVrms-noise 0.8µW\/ch neural-recording ADC array with predictive digital autoranging","author":"kim","year":"2018","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3011362"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2019.2898749"},{"key":"ref2","first-page":"4161","article-title":"Incremental delta-sigma ADCs: A tutorial review","volume":"67","author":"tan","year":"2020","journal-title":"IEEE Trans on Circ and Syst I"},{"journal-title":"Understanding Delta-Sigma Data Converters","year":"2005","author":"schreier","key":"ref9"},{"key":"ref1","first-page":"205","article-title":"An instrumentation 128-dB- SNR 750 µA SDM","author":"guinea","year":"0","journal-title":"Proc of ESSCIRC"}],"event":{"name":"ESSCIRC 2021 - IEEE 47th European Solid State Circuits Conference (ESSCIRC)","start":{"date-parts":[[2021,9,13]]},"location":"Grenoble, France","end":{"date-parts":[[2021,9,22]]}},"container-title":["ESSCIRC 2021 - IEEE 47th European Solid State Circuits Conference (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9567713\/9567736\/09567825.pdf?arnumber=9567825","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:53:21Z","timestamp":1652201601000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9567825\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,13]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/esscirc53450.2021.9567825","relation":{},"subject":[],"published":{"date-parts":[[2021,9,13]]}}}