{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,19]],"date-time":"2025-09-19T10:49:38Z","timestamp":1758278978184},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,9,13]],"date-time":"2021-09-13T00:00:00Z","timestamp":1631491200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,9,13]],"date-time":"2021-09-13T00:00:00Z","timestamp":1631491200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,9,13]]},"DOI":"10.1109\/esscirc53450.2021.9567834","type":"proceedings-article","created":{"date-parts":[[2021,10,26]],"date-time":"2021-10-26T21:10:54Z","timestamp":1635282654000},"page":"435-438","source":"Crossref","is-referenced-by-count":5,"title":["A Sub-50fs-Jitter Sub-Sampling PLL with a Harmonic-Enhanced 30-GHz-Fundemental Class-C VCO in 0.18\u00b5m SiGe BiCMOS"],"prefix":"10.1109","author":[{"given":"Yan","family":"Zhang","sequence":"first","affiliation":[{"name":"University of California,Department of Electrical and Computer Engineering,Los Angeles Los Angeles,California,United States"}]},{"given":"Chia-Jen","family":"Liang","sequence":"additional","affiliation":[{"name":"University of California,Department of Electrical and Computer Engineering,Los Angeles Los Angeles,California,United States"}]},{"given":"Christopher","family":"Chen","sequence":"additional","affiliation":[{"name":"University of California,Department of Electrical and Computer Engineering,Los Angeles Los Angeles,California,United States"}]},{"given":"Andrew","family":"Liu","sequence":"additional","affiliation":[{"name":"University of California,Department of Electrical and Computer Engineering,Los Angeles Los Angeles,California,United States"}]},{"given":"Jason","family":"Woo","sequence":"additional","affiliation":[{"name":"University of California,Department of Electrical and Computer Engineering,Los Angeles Los Angeles,California,United States"}]},{"given":"Sudhakar","family":"Pamarti","sequence":"additional","affiliation":[{"name":"University of California,Department of Electrical and Computer Engineering,Los Angeles Los Angeles,California,United States"}]},{"given":"Chih-Kong Ken","family":"Yang","sequence":"additional","affiliation":[{"name":"University of California,Department of Electrical and Computer Engineering,Los Angeles Los Angeles,California,United States"}]},{"given":"Mau-Chung Frank","family":"Chang","sequence":"additional","affiliation":[{"name":"University of California,Department of Electrical and Computer Engineering,Los Angeles Los Angeles,California,United States"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2019.2957372"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662364"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063024"},{"key":"ref13","article-title":"A 76fsrms Jitter and ?40dBc Integrated-Phase-Noise 28-to-31 GHz Frequency Synthesizer Based on Digital Sub-Sampling PLL Using Optimally Spaced Voltage Comparators and Background Loop-Gain Optimization","author":"kim","year":"2019","journal-title":"ISSCC"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC48104.2019.9058884"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998155"},{"key":"ref6","article-title":"An Analysis of 1\/f2 Phase Noise in Bipolar Colpitts Oscillators (with a Digression on Bipolar Differential-Pair LC Oscillators)","author":"fard","year":"2006","journal-title":"JSSC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2004867"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2018.2851499"},{"key":"ref7","article-title":"A 1\/f Noise Upconversion Reduction Technique for Voltage-Biased RF CMOS Oscillators","author":"shahmohammadi","year":"2006","journal-title":"JSSC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998203"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC49505.2020.9218347"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2018.8428953"}],"event":{"name":"ESSCIRC 2021 - IEEE 47th European Solid State Circuits Conference (ESSCIRC)","start":{"date-parts":[[2021,9,13]]},"location":"Grenoble, France","end":{"date-parts":[[2021,9,22]]}},"container-title":["ESSCIRC 2021 - IEEE 47th European Solid State Circuits Conference (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9567713\/9567736\/09567834.pdf?arnumber=9567834","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,25]],"date-time":"2024-06-25T18:29:04Z","timestamp":1719340144000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9567834\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,13]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/esscirc53450.2021.9567834","relation":{},"subject":[],"published":{"date-parts":[[2021,9,13]]}}}