{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,25]],"date-time":"2025-06-25T05:26:21Z","timestamp":1750829181603,"version":"3.28.0"},"reference-count":32,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,9,13]],"date-time":"2021-09-13T00:00:00Z","timestamp":1631491200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,9,13]],"date-time":"2021-09-13T00:00:00Z","timestamp":1631491200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,9,13]],"date-time":"2021-09-13T00:00:00Z","timestamp":1631491200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,9,13]]},"DOI":"10.1109\/esscirc53450.2021.9567836","type":"proceedings-article","created":{"date-parts":[[2021,10,26]],"date-time":"2021-10-26T21:10:54Z","timestamp":1635282654000},"page":"7-14","source":"Crossref","is-referenced-by-count":6,"title":["Overcoming the Data Deluge Challenges with Greener Electronics"],"prefix":"10.1109","author":[{"given":"J.-R.","family":"Lequepeys","sequence":"first","affiliation":[]},{"given":"M.","family":"Duranton","sequence":"additional","affiliation":[]},{"given":"S.","family":"Bonnetier","sequence":"additional","affiliation":[]},{"given":"S.","family":"Catrou","sequence":"additional","affiliation":[]},{"given":"R.","family":"Fournel","sequence":"additional","affiliation":[]},{"given":"T","family":"Ernst","sequence":"additional","affiliation":[]},{"given":"L.","family":"Herault","sequence":"additional","affiliation":[]},{"given":"D.","family":"Louis","sequence":"additional","affiliation":[]},{"given":"A.","family":"Jerraya","sequence":"additional","affiliation":[]},{"given":"A.","family":"Valentian","sequence":"additional","affiliation":[]},{"given":"F.","family":"Perruchot","sequence":"additional","affiliation":[]},{"given":"T.","family":"Signamarcheix","sequence":"additional","affiliation":[]},{"given":"E.","family":"Vianello","sequence":"additional","affiliation":[]},{"given":"C.","family":"Reita","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms13575"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2019.8776562"},{"key":"ref30","article-title":"Variability Evaluation of 28nm FD-SOI Technology at Cryogenic Temperatures down to 100mK for Quantum Computing","author":"cardoso paz","year":"0","journal-title":"IEEE Symposium on VLSI Technology"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1974.1050511"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.209"},{"key":"ref12","first-page":"46","article-title":"2.3 A 220GOPS 96-Core Processor with 6 Chiplets 3D-Stacked on an Active Interposer Offering 0.6ns\/mmLatency, 3Tb\/s\/mm2 Inter-Chiplet Interconnects and 156mW\/mm2@ 82%-Peak-Efficiency DC-DC Converters","author":"vivet","year":"0","journal-title":"2020 IEEE International Solid-State Circuits Conference"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3036341"},{"journal-title":"Original figure is available at","year":"0","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevA.101.022316"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3313276.3316310"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/2.348001"},{"key":"ref18","article-title":"Convolutional networks for images, speech, and time-series","author":"lecun","year":"1995","journal-title":"The Handbook of Brain Theory and Neural Networks"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.5772\/57346"},{"key":"ref28","article-title":"Integration of OTS based back-end selector with Hf02 OxRAM for crossbar arrays","author":"alfaro robayo","year":"0","journal-title":"IEEE International Electron Devices Meeting"},{"key":"ref4","article-title":"Deep Hash-based Relevance-aware Data Quality Assessment for Image Dark Data","volume":"2","author":"liu","year":"2021","journal-title":"ACM Trans Data Sci"},{"key":"ref27","article-title":"3D RRAMs with Gate-All-Around Stacked Nanosheet Transistors for In-Memory-Computing","author":"barraud","year":"0","journal-title":"IEEE International Electron Devices Meeting"},{"journal-title":"European Commission","year":"2020","key":"ref3"},{"year":"0","key":"ref6"},{"key":"ref29","article-title":"A 110mK 295?W 28nm FDSOI CMOS Quantum Integrated Circuit with a 2.8GHz Excitation and nA Current Sensing of an On-Chip Double Quantum Dot","author":"le guevel","year":"0","journal-title":"IEEE Internal Solid-State Circuit Conference"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.apenergy.2021.116798"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1080\/23251042.2015.1106060"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2010.5421913"},{"journal-title":"IBS Newsletter","article-title":"DoT (Data of Things) applications opportunities","year":"2020","key":"ref2"},{"key":"ref9","first-page":"196","article-title":"Cramming more components onto integrated circuits","volume":"38","author":"moore","year":"0","journal-title":"Electronics"},{"journal-title":"(video) Dave Reinsel hosted by Seagate Technology","article-title":"IDC's “Data Age 2025” whitepaper, 2018, see also “the Digitalization of the wsorld-data Age 2025","year":"0","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993431"},{"key":"ref22","article-title":"7-Levels-Stacked Nanosheet GAA Transistors for High Performance Computing","author":"barraud","year":"0","journal-title":"IEEE Symposium on VLSI Technology"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-00523-3"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510636"},{"key":"ref23","article-title":"Strained FDSOI CMOS technology scalability down to 2.5nm film thickness and 18nm gate length with a TiN\/Hf02 gate stack","author":"barral","year":"0","journal-title":"Internationnal Electron Devices Meetings"},{"key":"ref26","article-title":"High-Density 3D Monolithically Integrated Multiple 1T1R Multi-Level-Cell for Neural Networks","author":"esmanhotto","year":"0","journal-title":"IEEE International Electron Devices Meeting"},{"key":"ref25","article-title":"16kbit 1T1R OxRAM arrays embedded in 28nm FDSOI technology demonstrating low BER, high endurance, and compatibility with core logic transistors","author":"grenouillet","year":"0","journal-title":"IEEE International Memory Workshop"}],"event":{"name":"ESSCIRC 2021 - IEEE 47th European Solid State Circuits Conference (ESSCIRC)","start":{"date-parts":[[2021,9,13]]},"location":"Grenoble, France","end":{"date-parts":[[2021,9,22]]}},"container-title":["ESSCIRC 2021 - IEEE 47th European Solid State Circuits Conference (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9567713\/9567736\/09567836.pdf?arnumber=9567836","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:53:21Z","timestamp":1652201601000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9567836\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,13]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/esscirc53450.2021.9567836","relation":{},"subject":[],"published":{"date-parts":[[2021,9,13]]}}}