{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,27]],"date-time":"2026-10-27T17:35:33Z","timestamp":1793122533718,"version":"4.5.0"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,9,13]],"date-time":"2021-09-13T00:00:00Z","timestamp":1631491200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,9,13]],"date-time":"2021-09-13T00:00:00Z","timestamp":1631491200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62090041,61761136015"],"award-info":[{"award-number":["62090041,61761136015"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,9,13]]},"DOI":"10.1109\/esscirc53450.2021.9567859","type":"proceedings-article","created":{"date-parts":[[2021,10,26]],"date-time":"2021-10-26T21:10:54Z","timestamp":1635282654000},"page":"391-394","source":"Crossref","is-referenced-by-count":9,"title":["A 9.08 ENOB 10b 400MS\/s Subranging SAR ADC with Subsetted CDAC and PDAS in 40nm CMOS"],"prefix":"10.1109","author":[{"given":"Qiang","family":"Yu","sequence":"first","affiliation":[{"name":"Institute of Integrated Circuits and Systems, University of Electronic Science and Technology of China,Chengdu,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiong","family":"Zhou","sequence":"additional","affiliation":[{"name":"Institute of Integrated Circuits and Systems, University of Electronic Science and Technology of China,Chengdu,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kefeng","family":"Hu","sequence":"additional","affiliation":[{"name":"Institute of Integrated Circuits and Systems, University of Electronic Science and Technology of China,Chengdu,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zijian","family":"Huang","sequence":"additional","affiliation":[{"name":"Institute of Integrated Circuits and Systems, University of Electronic Science and Technology of China,Chengdu,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Haiwen","family":"Chen","sequence":"additional","affiliation":[{"name":"Institute of Integrated Circuits and Systems, University of Electronic Science and Technology of China,Chengdu,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xin","family":"Si","sequence":"additional","affiliation":[{"name":"Institute of Integrated Circuits and Systems, University of Electronic Science and Technology of China,Chengdu,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jinda","family":"Yang","sequence":"additional","affiliation":[{"name":"Chengdu Sino Microelectronics Technology,Chengdu,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qiang","family":"Li","sequence":"additional","affiliation":[{"name":"Institute of Integrated Circuits and Systems, University of Electronic Science and Technology of China,Chengdu,China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2926648"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2017.7993700"},{"key":"ref6","first-page":"196","article-title":"A 0.85fJ\/conversionstep 10b 200kS\/s subranging SAR ADC in 40nm CMOS","author":"tai","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2463094"},{"key":"ref8","first-page":"1","article-title":"A 8.2-mW 10-b 1.6-GS\/s 4× TI SAR ADC with fast reference charge neutralization and background timing-skew calibration in 16-nm CMOS","author":"lin","year":"0","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217635"},{"key":"ref2","first-page":"413","article-title":"A 10-b 750µW 200MS\/s fully dynamic single-channel SAR ADC in 40 nm CMOS","author":"tang","year":"0","journal-title":"Proc IEEE Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870372"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2466475"}],"event":{"name":"ESSCIRC 2021 - IEEE 47th European Solid State Circuits Conference (ESSCIRC)","location":"Grenoble, France","start":{"date-parts":[[2021,9,13]]},"end":{"date-parts":[[2021,9,22]]}},"container-title":["ESSCIRC 2021 - IEEE 47th European Solid State Circuits Conference (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9567713\/9567736\/09567859.pdf?arnumber=9567859","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,24]],"date-time":"2025-04-24T17:04:14Z","timestamp":1745514254000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9567859\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,13]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/esscirc53450.2021.9567859","relation":{},"subject":[],"published":{"date-parts":[[2021,9,13]]}}}