{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T19:46:53Z","timestamp":1771703213280,"version":"3.50.1"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,9,19]],"date-time":"2022-09-19T00:00:00Z","timestamp":1663545600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,9,19]],"date-time":"2022-09-19T00:00:00Z","timestamp":1663545600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,9,19]]},"DOI":"10.1109\/esscirc55480.2022.9911334","type":"proceedings-article","created":{"date-parts":[[2022,11,3]],"date-time":"2022-11-03T21:58:34Z","timestamp":1667512714000},"page":"241-244","source":"Crossref","is-referenced-by-count":4,"title":["A 2.5 GHz 104 mW 57.35 dBc SFDR Non-linear DAC-based Direct-Digital Frequency Synthesizer in 65 nm CMOS Process"],"prefix":"10.1109","author":[{"given":"Dong-Hyun","family":"Yoon","sequence":"first","affiliation":[{"name":"Nanyang Technological University,Singapore,Singapore"}]},{"given":"Kwang-Hyun","family":"Baek","sequence":"additional","affiliation":[{"name":"Chung-Ang University,Seoul,Korea"}]},{"given":"Tony Tae-Hyoung","family":"Kim","sequence":"additional","affiliation":[{"name":"Nanyang Technological University,Singapore,Singapore"}]}],"member":"263","reference":[{"key":"ref7","first-page":"3285","article-title":"A 12 bit 2.9 GS\/s DAC With 1M3 < - 60 dBc Beyond 1 GHz in 65 nm CMOS","volume":"44","author":"lin","year":"2009","journal-title":"IEEE JSSC"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2056830"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2145290"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2749441"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2986016"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2359674"},{"key":"ref1","first-page":"2840","article-title":"A 12.8-ns-Latency DDFS MMIC With Frequency, Phase, and Amplitude Modulations in 65-nm CMOS","volume":"53","author":"alonson","year":"2018","journal-title":"IEEE JSSC"}],"event":{"name":"ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)","location":"Milan, Italy","start":{"date-parts":[[2022,9,19]]},"end":{"date-parts":[[2022,9,22]]}},"container-title":["ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9911257\/9911222\/09911334.pdf?arnumber=9911334","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,27]],"date-time":"2023-02-27T22:52:24Z","timestamp":1677538344000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9911334\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,9,19]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/esscirc55480.2022.9911334","relation":{},"subject":[],"published":{"date-parts":[[2022,9,19]]}}}