{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T23:32:55Z","timestamp":1725751975804},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,9,19]],"date-time":"2022-09-19T00:00:00Z","timestamp":1663545600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,9,19]],"date-time":"2022-09-19T00:00:00Z","timestamp":1663545600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,9,19]]},"DOI":"10.1109\/esscirc55480.2022.9911374","type":"proceedings-article","created":{"date-parts":[[2022,11,3]],"date-time":"2022-11-03T17:58:34Z","timestamp":1667498314000},"page":"377-380","source":"Crossref","is-referenced-by-count":1,"title":["On-Chip High-Resolution Timing Characterization Circuits for Memory IPs"],"prefix":"10.1109","author":[{"given":"Amit","family":"Agarwal","sequence":"first","affiliation":[{"name":"Intel Corporation,Circuits Research Lab, Intel Labs,Hillsboro,OR,97124"}]},{"given":"Steven","family":"Hsu","sequence":"additional","affiliation":[{"name":"Intel Corporation,Circuits Research Lab, Intel Labs,Hillsboro,OR,97124"}]},{"given":"Mark","family":"Anders","sequence":"additional","affiliation":[{"name":"Intel Corporation,Circuits Research Lab, Intel Labs,Hillsboro,OR,97124"}]},{"given":"Gunjan","family":"Pandya","sequence":"additional","affiliation":[{"name":"Corporate Memory Organization, Intel Corporation,Hillsboro,OR,97124"}]},{"given":"Ram","family":"Krishnamurthy","sequence":"additional","affiliation":[{"name":"Intel Corporation,Circuits Research Lab, Intel Labs,Hillsboro,OR,97124"}]},{"given":"James","family":"Tschanz","sequence":"additional","affiliation":[{"name":"Intel Corporation,Circuits Research Lab, Intel Labs,Hillsboro,OR,97124"}]},{"given":"Vivek","family":"De","sequence":"additional","affiliation":[{"name":"Intel Corporation,Circuits Research Lab, Intel Labs,Hillsboro,OR,97124"}]}],"member":"263","reference":[{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560334"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731673"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2010.5496732"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062941"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831498"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2014.6818787"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9372023"}],"event":{"name":"ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)","start":{"date-parts":[[2022,9,19]]},"location":"Milan, Italy","end":{"date-parts":[[2022,9,22]]}},"container-title":["ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9911257\/9911222\/09911374.pdf?arnumber=9911374","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,27]],"date-time":"2023-02-27T18:06:50Z","timestamp":1677521210000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9911374\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,9,19]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/esscirc55480.2022.9911374","relation":{},"subject":[],"published":{"date-parts":[[2022,9,19]]}}}