{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,28]],"date-time":"2025-11-28T12:33:46Z","timestamp":1764333226740,"version":"build-2065373602"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,9,19]],"date-time":"2022-09-19T00:00:00Z","timestamp":1663545600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,9,19]],"date-time":"2022-09-19T00:00:00Z","timestamp":1663545600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,9,19]]},"DOI":"10.1109\/esscirc55480.2022.9911384","type":"proceedings-article","created":{"date-parts":[[2022,11,3]],"date-time":"2022-11-03T21:58:34Z","timestamp":1667512714000},"page":"273-276","source":"Crossref","is-referenced-by-count":7,"title":["Darkside: 2.6GFLOPS, 8.7mW Heterogeneous RISC-V Cluster for Extreme-Edge On-Chip DNN Inference and Training"],"prefix":"10.1109","author":[{"given":"Angelo","family":"Garofalo","sequence":"first","affiliation":[{"name":"University of Bologna,Department of Electrical, Electronic and Information Engineering (DEI),Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matteo","family":"Perotti","sequence":"additional","affiliation":[{"name":"ETH Zürich,Integrated Systems Laboratory (IIS),Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Valente","sequence":"additional","affiliation":[{"name":"University of Bologna,Department of Electrical, Electronic and Information Engineering (DEI),Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yvan","family":"Tortorella","sequence":"additional","affiliation":[{"name":"University of Bologna,Department of Electrical, Electronic and Information Engineering (DEI),Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alessandro","family":"Nadalini","sequence":"additional","affiliation":[{"name":"University of Bologna,Department of Electrical, Electronic and Information Engineering (DEI),Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"University of Bologna,Department of Electrical, Electronic and Information Engineering (DEI),Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Davide","family":"Rossi","sequence":"additional","affiliation":[{"name":"University of Bologna,Department of Electrical, Electronic and Information Engineering (DEI),Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francesco","family":"Conti","sequence":"additional","affiliation":[{"name":"University of Bologna,Department of Electrical, Electronic and Information Engineering (DEI),Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","article-title":"Dustin: A 16-Cores Parallel Ultra-Low-Power Cluster with 2b-to-32b Fully Flexible Bit-Precision and Vector Lockstep Execution Mode","author":"ottavi","year":"2022","journal-title":"ArXiv Preprint"},{"journal-title":"Star Wars Episode IV—A New Hope","year":"1977","author":"lucas","key":"ref12"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3056219"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3044752"},{"key":"ref11","article-title":"Hybrid 8-bit floating point (HFP8) training and inference for deep neural networks","volume":"32","author":"sun","year":"0","journal-title":"Advances in neural information processing systems"},{"key":"ref10","first-page":"1","article-title":"Lower numerical precision deep learning inference and training","volume":"3","author":"rodriguez","year":"2018","journal-title":"Intel White Paper"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3114881"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2021.3121554"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9163000"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI49217.2020.000-5"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2021.3072337"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2022.3170152"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310262"},{"key":"ref3","first-page":"6869","article-title":"Quantized neural networks: Training neural networks with low precision weights and activations","volume":"18","author":"hubara","year":"2017","journal-title":"The Journal of Machine Learning Research"},{"key":"ref6","article-title":"AnalogNets: ML-HW Co-Design of Noise-robust TinyML Models and Always-On Analog Compute-in-Memory Accelerator","author":"zhou","year":"2021","journal-title":"ArXiv Preprint"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2910232"}],"event":{"name":"ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)","start":{"date-parts":[[2022,9,19]]},"location":"Milan, Italy","end":{"date-parts":[[2022,9,22]]}},"container-title":["ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9911257\/9911222\/09911384.pdf?arnumber=9911384","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,27]],"date-time":"2023-02-27T23:06:08Z","timestamp":1677539168000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9911384\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,9,19]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/esscirc55480.2022.9911384","relation":{},"subject":[],"published":{"date-parts":[[2022,9,19]]}}}