{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T08:52:47Z","timestamp":1767084767832,"version":"3.37.3"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,9,19]],"date-time":"2022-09-19T00:00:00Z","timestamp":1663545600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,9,19]],"date-time":"2022-09-19T00:00:00Z","timestamp":1663545600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["2003749,2144751"],"award-info":[{"award-number":["2003749,2144751"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"SRC","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"DARPA","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,9,19]]},"DOI":"10.1109\/esscirc55480.2022.9911440","type":"proceedings-article","created":{"date-parts":[[2022,11,3]],"date-time":"2022-11-03T21:58:34Z","timestamp":1667512714000},"page":"153-156","source":"Crossref","is-referenced-by-count":12,"title":["A 1.23-GHz 16-kb Programmable and Generic Processing-in-SRAM Accelerator in 65nm"],"prefix":"10.1109","author":[{"given":"Amitesh","family":"Sridharan","sequence":"first","affiliation":[{"name":"Arizona State University,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shaahin","family":"Angizi","sequence":"additional","affiliation":[{"name":"New Jersey Institute of Technology,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sai Kiran","family":"Cherupally","sequence":"additional","affiliation":[{"name":"Arizona State University,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fan","family":"Zhang","sequence":"additional","affiliation":[{"name":"Arizona State University,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jae-Sun","family":"Seo","sequence":"additional","affiliation":[{"name":"Arizona State University,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Deliang","family":"Fan","sequence":"additional","affiliation":[{"name":"Arizona State University,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-21040-2_10"},{"key":"ref7","article-title":"53 Gbps native GF(24)2 composite-field AES-encrypt\/decrypt accelerator for content-protection in 45nm high-performance microprocessors","author":"mathew","year":"0","journal-title":"IEEE Symp on VLSI"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2776302"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899730"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00452"},{"key":"ref5","article-title":"14.3 a 65nm computing-in-memory-based cnn processor with 2.9-to-35.8 tops\/w system energy efficiency using dynamic-sparsity performance-scaling architecture and energy-efficient inter\/intra-macro data reuse","author":"yue","year":"0","journal-title":"IEEE ISSCC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2939682"},{"key":"ref1","article-title":"Conv-sram: An energy-efficient sram with in-memory dot-product computation for low-power convolutional neural networks","author":"biswas","year":"2018","journal-title":"IEEE JSSC"}],"event":{"name":"ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)","start":{"date-parts":[[2022,9,19]]},"location":"Milan, Italy","end":{"date-parts":[[2022,9,22]]}},"container-title":["ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9911257\/9911222\/09911440.pdf?arnumber=9911440","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,27]],"date-time":"2023-02-27T23:09:27Z","timestamp":1677539367000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9911440\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,9,19]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/esscirc55480.2022.9911440","relation":{},"subject":[],"published":{"date-parts":[[2022,9,19]]}}}