{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,10]],"date-time":"2025-12-10T12:34:46Z","timestamp":1765370086897},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,9,19]],"date-time":"2022-09-19T00:00:00Z","timestamp":1663545600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,9,19]],"date-time":"2022-09-19T00:00:00Z","timestamp":1663545600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,9,19]]},"DOI":"10.1109\/esscirc55480.2022.9911449","type":"proceedings-article","created":{"date-parts":[[2022,11,3]],"date-time":"2022-11-03T17:58:34Z","timestamp":1667498314000},"page":"529-532","source":"Crossref","is-referenced-by-count":2,"title":["Fine-Grained Electromagnetic Side-Channel Analysis Resilient Secure AES Core with Stacked Voltage Domains and Spatio-temporally Randomized Circuit Blocks"],"prefix":"10.1109","author":[{"given":"Meizhi","family":"Wang","sequence":"first","affiliation":[{"name":"University of Texas,Austin,TX"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sirish","family":"Oruganti","sequence":"additional","affiliation":[{"name":"University of Texas,Austin,TX"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shanshan","family":"Xie","sequence":"additional","affiliation":[{"name":"University of Texas,Austin,TX"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Raghavan","family":"Kumar","sequence":"additional","affiliation":[{"name":"Intel Circuit Research Lab,Hillsboro,OR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sanu","family":"Mathew","sequence":"additional","affiliation":[{"name":"Intel Circuit Research Lab,Hillsboro,OR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaydeep P","family":"Kulkarni","sequence":"additional","affiliation":[{"name":"University of Texas,Austin,TX"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/CICC51472.2021.9431438"},{"key":"ref7","article-title":"Fast subword permutation instructions based on butterfly network","author":"yang","year":"0","journal-title":"Proc SPIE 3970 Media Processors"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/CICC51472.2021.9431524"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/ISSCC19947.2020.9062997"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/ISSCC.2019.8662344"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/JSSC.2006.874314"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/VLSICircuits18222.2020.9162988"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/JSSC.2018.2875112"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/ISI53945.2021.9624778"}],"event":{"name":"ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)","start":{"date-parts":[[2022,9,19]]},"location":"Milan, Italy","end":{"date-parts":[[2022,9,22]]}},"container-title":["ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9911257\/9911222\/09911449.pdf?arnumber=9911449","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,27]],"date-time":"2023-02-27T18:09:27Z","timestamp":1677521367000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9911449\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,9,19]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/esscirc55480.2022.9911449","relation":{},"subject":[],"published":{"date-parts":[[2022,9,19]]}}}