{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,11]],"date-time":"2026-05-11T20:11:58Z","timestamp":1778530318259,"version":"3.51.4"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,9,19]],"date-time":"2022-09-19T00:00:00Z","timestamp":1663545600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,9,19]],"date-time":"2022-09-19T00:00:00Z","timestamp":1663545600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CCF-1903951"],"award-info":[{"award-number":["CCF-1903951"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,9,19]]},"DOI":"10.1109\/esscirc55480.2022.9911464","type":"proceedings-article","created":{"date-parts":[[2022,11,3]],"date-time":"2022-11-03T21:58:34Z","timestamp":1667512714000},"page":"101-104","source":"Crossref","is-referenced-by-count":7,"title":["A 40nm RRAM Compute-in-Memory Macro with Parallelism-Preserving ECC for Iso-Accuracy Voltage Scaling"],"prefix":"10.1109","author":[{"given":"Wantong","family":"Li","sequence":"first","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology,Atlanta,GA,USA,30332"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James","family":"Read","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology,Atlanta,GA,USA,30332"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hongwu","family":"Jiang","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology,Atlanta,GA,USA,30332"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shimeng","family":"Yu","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology,Atlanta,GA,USA,30332"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00045"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.243"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9371978"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2018.2869794"},{"key":"ref6","article-title":"A 40nm RRAM compute-in-memory macro featuring on-chip write-verify and offset-cancelling ADC references","author":"li","year":"0","journal-title":"IEEE European Solid-State Circuits Conference (ESSCIRC)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3370748.3406583"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731715"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9372019"}],"event":{"name":"ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)","location":"Milan, Italy","start":{"date-parts":[[2022,9,19]]},"end":{"date-parts":[[2022,9,22]]}},"container-title":["ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9911257\/9911222\/09911464.pdf?arnumber=9911464","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,27]],"date-time":"2023-02-27T23:27:09Z","timestamp":1677540429000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9911464\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,9,19]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/esscirc55480.2022.9911464","relation":{},"subject":[],"published":{"date-parts":[[2022,9,19]]}}}