{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T08:57:22Z","timestamp":1767085042129,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,9,19]],"date-time":"2022-09-19T00:00:00Z","timestamp":1663545600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,9,19]],"date-time":"2022-09-19T00:00:00Z","timestamp":1663545600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,9,19]]},"DOI":"10.1109\/esscirc55480.2022.9911499","type":"proceedings-article","created":{"date-parts":[[2022,11,3]],"date-time":"2022-11-03T21:58:34Z","timestamp":1667512714000},"page":"41-44","source":"Crossref","is-referenced-by-count":3,"title":["Innovations for Intelligent Edge"],"prefix":"10.1109","author":[{"given":"Vida","family":"Ilderem","sequence":"first","affiliation":[{"name":"Intel Corporation,Hillsboro,OR,USA"}]},{"given":"Stefano","family":"Pellerano","sequence":"additional","affiliation":[{"name":"Intel Corporation,Hillsboro,OR,USA"}]},{"given":"Jim","family":"Tschanz","sequence":"additional","affiliation":[{"name":"Intel Corporation,Hillsboro,OR,USA"}]},{"given":"Tanay","family":"Karnik","sequence":"additional","affiliation":[{"name":"Intel Corporation,Hillsboro,OR,USA"}]},{"given":"Vivek","family":"De","sequence":"additional","affiliation":[{"name":"Intel Corporation,Hillsboro,OR,USA"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2961854"},{"key":"ref12","article-title":"A 0. 76 V in triode region 4A analog LDO with distributed gain enhancement and dynamic load-current tracking in Intel 4 CMOS featuring active feedforward ripple shaping and on-chip power noise analyzer","author":"liu","year":"2022","journal-title":"IEEE International Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062957"},{"key":"ref14","article-title":"Cramming more components onto integrated circuits","volume":"38","author":"moore","year":"1965","journal-title":"Electronics"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9162880"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3141779"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310176"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.011.2100162"},{"key":"ref16","article-title":"Design methodology for scalable 2. 5D\/3D heterogenous tiled chiplet systems","author":"srinivasa","year":"2022","journal-title":"IEEE 23rd International Symposium on Quality Electronic Design (ISQED)"},{"journal-title":"Fully integrated voltage regulators with package-embedded inductors for heterogeneous 3D-TSV-stacked system-in-package (SIP) with 22nm CMOS active silicon interposer featuring self-trimmed digitally controlled on-time discontinuous conduction mode (DCM) operation","year":"0","author":"desai","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365957"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2773637"},{"key":"ref4","article-title":"47. 3fs subsampling ADPLL","author":"thaller","year":"2021","journal-title":"IEEE International Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","article-title":"Direct RF sampling converters sampling rates up to 16GS\/s capacitive TX RF-DAC for multiband operation","author":"gruber","year":"2021","journal-title":"IEEE International Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.1109\/JSSC.2022.3208510","article-title":"A fully integrated 160Gb\/s D-Band transmitter with 1. 1 pJ\/b efficiency in 22nm FinFET technology","author":"callender","year":"2022","journal-title":"IEEE International Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","article-title":"64GS\/s Calibration Reference DAC for ADC linearization","author":"clara","year":"2021","journal-title":"IEEE International Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"event":{"name":"ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)","start":{"date-parts":[[2022,9,19]]},"location":"Milan, Italy","end":{"date-parts":[[2022,9,22]]}},"container-title":["ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9911257\/9911222\/09911499.pdf?arnumber=9911499","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,27]],"date-time":"2023-02-27T23:04:20Z","timestamp":1677539060000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9911499\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,9,19]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/esscirc55480.2022.9911499","relation":{},"subject":[],"published":{"date-parts":[[2022,9,19]]}}}