{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,25]],"date-time":"2026-04-25T14:40:40Z","timestamp":1777128040237,"version":"3.51.4"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,9,11]],"date-time":"2023-09-11T00:00:00Z","timestamp":1694390400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,9,11]],"date-time":"2023-09-11T00:00:00Z","timestamp":1694390400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,9,11]]},"DOI":"10.1109\/esscirc59616.2023.10268689","type":"proceedings-article","created":{"date-parts":[[2023,10,6]],"date-time":"2023-10-06T17:46:43Z","timestamp":1696614403000},"page":"261-264","source":"Crossref","is-referenced-by-count":10,"title":["A 4.8-GHz Time-Interleaved Multi-Reference PLL with 16.1-fs Jitter"],"prefix":"10.1109","author":[{"given":"Hongzhuo","family":"Liu","sequence":"first","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Deng","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haikun","family":"Jia","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shiwei","family":"Zhang","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shiyan","family":"Sun","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Baoyong","family":"Chi","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC55480.2022.9911298"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CICC57935.2023.10121218"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063135"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365775"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC55480.2022.9911482"},{"key":"ref5","first-page":"488","article-title":"30.8 A 0.65V 12-to-16GHz SubSampling PLL with 56.4fsrms Integrated Jitter and -256.4dB FoM","author":"zhang","year":"2019","journal-title":"IEEE International Solid-State Circuits Conference ISSCC 2019"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492419"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3057580"}],"event":{"name":"ESSCIRC 2023- IEEE 49th European Solid State Circuits Conference (ESSCIRC)","location":"Lisbon, Portugal","start":{"date-parts":[[2023,9,11]]},"end":{"date-parts":[[2023,9,14]]}},"container-title":["ESSCIRC 2023- IEEE 49th European Solid State Circuits Conference (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10268677\/10268683\/10268689.pdf?arnumber=10268689","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,23]],"date-time":"2023-10-23T17:53:02Z","timestamp":1698083582000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10268689\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,9,11]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/esscirc59616.2023.10268689","relation":{},"subject":[],"published":{"date-parts":[[2023,9,11]]}}}