{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,14]],"date-time":"2026-04-14T15:57:50Z","timestamp":1776182270190,"version":"3.50.1"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,9,11]],"date-time":"2023-09-11T00:00:00Z","timestamp":1694390400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,9,11]],"date-time":"2023-09-11T00:00:00Z","timestamp":1694390400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,9,11]]},"DOI":"10.1109\/esscirc59616.2023.10268725","type":"proceedings-article","created":{"date-parts":[[2023,10,6]],"date-time":"2023-10-06T17:46:43Z","timestamp":1696614403000},"page":"413-416","source":"Crossref","is-referenced-by-count":13,"title":["D6CIM: 60.4-TOPS\/W, 1.46-TOPS\/mm<sup>2<\/sup>, 1005-Kb\/mm<sup>2<\/sup> Digital 6T-SRAM-Based Compute-in-Memory Macro Supporting 1-to-8b Fixed-Point Arithmetic in 28-nm CMOS"],"prefix":"10.1109","author":[{"given":"Jonghyun","family":"Oh","sequence":"first","affiliation":[{"name":"Columbia University,Dept. of Electrical Engineering,New York,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chuan-Tung","family":"Lin","sequence":"additional","affiliation":[{"name":"Columbia University,Dept. of Electrical Engineering,New York,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mingoo","family":"Seok","sequence":"additional","affiliation":[{"name":"Columbia University,Dept. of Electrical Engineering,New York,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2701547"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731659"},{"key":"ref3","first-page":"186","article-title":"A 5-nm 254-TOPS\/W 221-TOPS\/mm 2 Fully-Digital Computing-in-Memory Macro Supporting Wide-Range Dynamic-VoltageFrequency Scaling and Simultaneous MAC and Write Operations","author":"fujiwara","year":"2022","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731545"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830438"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731762"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"252","DOI":"10.1109\/ISSCC42613.2021.9365766","article-title":"16.4 An 89TOPS\/W and 16.3TOPS\/mm 2 All-Digital SRAMBased Full-Precision Compute-In Memory Macro in 22nm for Machine-Learning Edge Applications","author":"chih","year":"2021","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC)"}],"event":{"name":"ESSCIRC 2023- IEEE 49th European Solid State Circuits Conference (ESSCIRC)","location":"Lisbon, Portugal","start":{"date-parts":[[2023,9,11]]},"end":{"date-parts":[[2023,9,14]]}},"container-title":["ESSCIRC 2023- IEEE 49th European Solid State Circuits Conference (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10268677\/10268683\/10268725.pdf?arnumber=10268725","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,23]],"date-time":"2023-10-23T17:53:23Z","timestamp":1698083603000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10268725\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,9,11]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/esscirc59616.2023.10268725","relation":{},"subject":[],"published":{"date-parts":[[2023,9,11]]}}}