{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T14:14:10Z","timestamp":1774966450945,"version":"3.50.1"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,9,11]],"date-time":"2023-09-11T00:00:00Z","timestamp":1694390400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,9,11]],"date-time":"2023-09-11T00:00:00Z","timestamp":1694390400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,9,11]]},"DOI":"10.1109\/esscirc59616.2023.10268737","type":"proceedings-article","created":{"date-parts":[[2023,10,6]],"date-time":"2023-10-06T13:46:43Z","timestamp":1696600003000},"page":"265-268","source":"Crossref","is-referenced-by-count":9,"title":["A Fully Synthesizable DPLL with Background Gain Mismatch Calibrated Feedforward Phase Noise Cancellation Path"],"prefix":"10.1109","author":[{"given":"Waleed","family":"Madany","sequence":"first","affiliation":[{"name":"Tokyo Institute of Technology 2-12-1-S3-28, Ookayama,Department of Electrical and Electronic Engineering,Meguro-ku,Tokyo,Japan,152-8552"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuncheng","family":"Zhang","sequence":"additional","affiliation":[{"name":"Tokyo Institute of Technology 2-12-1-S3-28, Ookayama,Department of Electrical and Electronic Engineering,Meguro-ku,Tokyo,Japan,152-8552"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ashbir Aviat","family":"Fadila","sequence":"additional","affiliation":[{"name":"Tokyo Institute of Technology 2-12-1-S3-28, Ookayama,Department of Electrical and Electronic Engineering,Meguro-ku,Tokyo,Japan,152-8552"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hongye","family":"Huang","sequence":"additional","affiliation":[{"name":"Tokyo Institute of Technology 2-12-1-S3-28, Ookayama,Department of Electrical and Electronic Engineering,Meguro-ku,Tokyo,Japan,152-8552"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junjun","family":"Qiu","sequence":"additional","affiliation":[{"name":"Tokyo Institute of Technology 2-12-1-S3-28, Ookayama,Department of Electrical and Electronic Engineering,Meguro-ku,Tokyo,Japan,152-8552"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Atsushi","family":"Shirane","sequence":"additional","affiliation":[{"name":"Tokyo Institute of Technology 2-12-1-S3-28, Ookayama,Department of Electrical and Electronic Engineering,Meguro-ku,Tokyo,Japan,152-8552"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kenichi","family":"Okada","sequence":"additional","affiliation":[{"name":"Tokyo Institute of Technology 2-12-1-S3-28, Ookayama,Department of Electrical and Electronic Engineering,Meguro-ku,Tokyo,Japan,152-8552"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","first-page":"1","article-title":"An all-digital PLL synthesized from a digital standard cell library in 65 nm CMOS","author":"Park","year":"2011","journal-title":"in IEEE CICC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3035373"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2018.2827880"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3021279"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.2967744"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2918940"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2788876"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3013625"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2252515"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CICC53496.2022.9772813"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9063009"}],"event":{"name":"ESSCIRC 2023- IEEE 49th European Solid State Circuits Conference (ESSCIRC)","location":"Lisbon, Portugal","start":{"date-parts":[[2023,9,11]]},"end":{"date-parts":[[2023,9,14]]}},"container-title":["ESSCIRC 2023- IEEE 49th European Solid State Circuits Conference (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10268677\/10268683\/10268737.pdf?arnumber=10268737","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T20:53:18Z","timestamp":1771534398000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10268737\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,9,11]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/esscirc59616.2023.10268737","relation":{},"subject":[],"published":{"date-parts":[[2023,9,11]]}}}