{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,12]],"date-time":"2026-05-12T16:52:56Z","timestamp":1778604776471,"version":"3.51.4"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,9,11]],"date-time":"2023-09-11T00:00:00Z","timestamp":1694390400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,9,11]],"date-time":"2023-09-11T00:00:00Z","timestamp":1694390400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,9,11]]},"DOI":"10.1109\/esscirc59616.2023.10268770","type":"proceedings-article","created":{"date-parts":[[2023,10,6]],"date-time":"2023-10-06T13:46:43Z","timestamp":1696600003000},"page":"405-408","source":"Crossref","is-referenced-by-count":16,"title":["FP-IMC: A 28nm All-Digital Configurable Floating-Point In-Memory Computing Macro"],"prefix":"10.1109","author":[{"given":"Jyotishman","family":"Saikia","sequence":"first","affiliation":[{"name":"Arizona State University,School of Electrical, Computer and Energy Engineering,Tempe,AZ,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amitesh","family":"Sridharan","sequence":"additional","affiliation":[{"name":"Arizona State University,School of Electrical, Computer and Energy Engineering,Tempe,AZ,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Injune","family":"Yeo","sequence":"additional","affiliation":[{"name":"Arizona State University,School of Electrical, Computer and Energy Engineering,Tempe,AZ,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shreyas","family":"Venkataramanaiah","sequence":"additional","affiliation":[{"name":"Arizona State University,School of Electrical, Computer and Energy Engineering,Tempe,AZ,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Deliang","family":"Fan","sequence":"additional","affiliation":[{"name":"Arizona State University,School of Electrical, Computer and Energy Engineering,Tempe,AZ,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jae-Sun","family":"Seo","sequence":"additional","affiliation":[{"name":"Arizona State University,School of Electrical, Computer and Energy Engineering,Tempe,AZ,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067260"},{"key":"ref7","article-title":"A 22nm 832Kb hybrid-domain floating-point SRAM in- memory-compute macro with 16.2-70.2 TFLOPS\/W for high-accuracy AI-edge devices","author":"wu","year":"2023","journal-title":"IEEE ISSCC"},{"key":"ref9","article-title":"Fast: DNN training under variable precision block floating point with stochastic rounding","author":"zhang","year":"2022","journal-title":"IEEE HPCA"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC53496.2022.9772781"},{"key":"ref3","article-title":"An 89 TOPS\/W and 16.3 TOPS\/mm2 all-digital SRAM-based full-precision compute-in memory macro in 22nm for machine-learning edge applications","author":"chih","year":"2021","journal-title":"IEEE ISSCC"},{"key":"ref6","article-title":"A 28nm 1.644 TFLOPS\/W floating-point computation SRAM macro with variable precision for deep neural network inference and training","author":"jeong","year":"2022","journal-title":"IEEE ESSCIRC"},{"key":"ref5","article-title":"A 28nm 29.2 TFLOPS\/W BF16 and 36.5 TOPS\/W INT8 reconfigurable digital CIM processor with unified FP\/INT pipeline and bitwise in-memory booth multiplication for cloud deep learning acceleration","author":"tu","year":"2022","journal-title":"IEEE ISSCC"},{"key":"ref2","article-title":"Ten lessons from three generations shaped Google’s TPUv4i: Industrial product","author":"jouppi","year":"2021","journal-title":"ACM\/IEEE ISCA"},{"key":"ref1","article-title":"Training deep neural networks with 8-bit floating point numbers","author":"wang","year":"2018","journal-title":"NeurIPS"}],"event":{"name":"ESSCIRC 2023- IEEE 49th European Solid State Circuits Conference (ESSCIRC)","location":"Lisbon, Portugal","start":{"date-parts":[[2023,9,11]]},"end":{"date-parts":[[2023,9,14]]}},"container-title":["ESSCIRC 2023- IEEE 49th European Solid State Circuits Conference (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10268677\/10268683\/10268770.pdf?arnumber=10268770","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,23]],"date-time":"2023-10-23T13:52:58Z","timestamp":1698069178000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10268770\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,9,11]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/esscirc59616.2023.10268770","relation":{},"subject":[],"published":{"date-parts":[[2023,9,11]]}}}