{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T15:21:05Z","timestamp":1759332065677},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,9,11]],"date-time":"2023-09-11T00:00:00Z","timestamp":1694390400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,9,11]],"date-time":"2023-09-11T00:00:00Z","timestamp":1694390400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,9,11]]},"DOI":"10.1109\/esscirc59616.2023.10268776","type":"proceedings-article","created":{"date-parts":[[2023,10,6]],"date-time":"2023-10-06T17:46:43Z","timestamp":1696614403000},"source":"Crossref","is-referenced-by-count":3,"title":["A 22nm 56TOPS\/W 6\/8-bit Linearly-scalable R-2R Multiply-and-Accumulate Architecture with 2.2ns Latency"],"prefix":"10.1109","author":[{"given":"Tianwen","family":"Tang","sequence":"first","affiliation":[{"name":"University of Toronto,Electrical and Computer Engineering,Toronto,Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio","family":"Liscidini","sequence":"additional","affiliation":[{"name":"University of Toronto,Electrical and Computer Engineering,Toronto,Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067289"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"252","DOI":"10.1109\/ISSCC42613.2021.9365766","article-title":"16.4 An 89TOPS\/W and 16.3TOPS\/mm2 All-Digital SRAM-Based Full-Precision Compute-In Memory Macro in 22nm for Machine-Learning Edge Applications","author":"chih","year":"2021","journal-title":"2021 IEEE International SolidState Circuits Conference (ISSCC) San Francisco CA USA"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3232601"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365769"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731754"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC53496.2022.9772821"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062985"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365932"}],"event":{"name":"ESSCIRC 2023- IEEE 49th European Solid State Circuits Conference (ESSCIRC)","location":"Lisbon, Portugal","start":{"date-parts":[[2023,9,11]]},"end":{"date-parts":[[2023,9,14]]}},"container-title":["ESSCIRC 2023- IEEE 49th European Solid State Circuits Conference (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10268677\/10268683\/10268776.pdf?arnumber=10268776","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,23]],"date-time":"2023-10-23T17:53:08Z","timestamp":1698083588000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10268776\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,9,11]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/esscirc59616.2023.10268776","relation":{},"subject":[],"published":{"date-parts":[[2023,9,11]]}}}