{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T04:50:22Z","timestamp":1745988622965,"version":"3.37.3"},"reference-count":4,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,9,11]],"date-time":"2023-09-11T00:00:00Z","timestamp":1694390400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,9,11]],"date-time":"2023-09-11T00:00:00Z","timestamp":1694390400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004358","name":"Samsung","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,9,11]]},"DOI":"10.1109\/esscirc59616.2023.10268786","type":"proceedings-article","created":{"date-parts":[[2023,10,6]],"date-time":"2023-10-06T17:46:43Z","timestamp":1696614403000},"page":"249-252","source":"Crossref","is-referenced-by-count":3,"title":["A 2 A Maximum Load Current Capable 0-to-1 \u03bcF Off-chip Capacitor N-type LDO using Dual Dynamic Negative Feedback Loop and an Improved Error Amplifier"],"prefix":"10.1109","author":[{"given":"Ho-Chan","family":"Ahn","sequence":"first","affiliation":[{"name":"Sogang University,Department of Electronic Engineering,Seoul,Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joo-Mi","family":"Cho","sequence":"additional","affiliation":[{"name":"Sogang University,Department of Electronic Engineering,Seoul,Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyeon-Ji","family":"Choi","sequence":"additional","affiliation":[{"name":"Sogang University,Department of Electronic Engineering,Seoul,Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chan-Ho","family":"Lee","sequence":"additional","affiliation":[{"name":"Sogang University,Department of Electronic Engineering,Seoul,Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chan-Kyu","family":"Lee","sequence":"additional","affiliation":[{"name":"Sogang University,Department of Electronic Engineering,Seoul,Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sung-Wan","family":"Hong","sequence":"additional","affiliation":[{"name":"Sogang University,Department of Electronic Engineering,Seoul,Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC56115.2022.9980602"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2865254"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3011753"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2820708"}],"event":{"name":"ESSCIRC 2023- IEEE 49th European Solid State Circuits Conference (ESSCIRC)","start":{"date-parts":[[2023,9,11]]},"location":"Lisbon, Portugal","end":{"date-parts":[[2023,9,14]]}},"container-title":["ESSCIRC 2023- IEEE 49th European Solid State Circuits Conference (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10268677\/10268683\/10268786.pdf?arnumber=10268786","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,23]],"date-time":"2023-10-23T17:53:29Z","timestamp":1698083609000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10268786\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,9,11]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/esscirc59616.2023.10268786","relation":{},"subject":[],"published":{"date-parts":[[2023,9,11]]}}}