{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,27]],"date-time":"2025-11-27T06:44:53Z","timestamp":1764225893644,"version":"3.37.3"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,9,11]],"date-time":"2023-09-11T00:00:00Z","timestamp":1694390400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,9,11]],"date-time":"2023-09-11T00:00:00Z","timestamp":1694390400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003836","name":"IC Design Education Center","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003836","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,9,11]]},"DOI":"10.1109\/esscirc59616.2023.10268810","type":"proceedings-article","created":{"date-parts":[[2023,10,6]],"date-time":"2023-10-06T17:46:43Z","timestamp":1696614403000},"page":"349-352","source":"Crossref","is-referenced-by-count":1,"title":["JNPU: A 1.04TFLOPS Joint-DNN Training Processor with Speculative Cyclic Quantization and Triple Heterogeneity on Microarchitecture \/ Precision \/ Dataflow"],"prefix":"10.1109","author":[{"given":"Je","family":"Yang","sequence":"first","affiliation":[{"name":"Korea Advanced Institute of Science and Technology (KAIST),School of Electrical Engineering,Daejeon,Republic of Korea"}]},{"given":"Sukbin","family":"Lim","sequence":"additional","affiliation":[{"name":"Korea Advanced Institute of Science and Technology (KAIST),School of Electrical Engineering,Daejeon,Republic of Korea"}]},{"given":"Sukjin","family":"Lee","sequence":"additional","affiliation":[{"name":"Korea Advanced Institute of Science and Technology (KAIST),School of Electrical Engineering,Daejeon,Republic of Korea"}]},{"given":"Jae-Young","family":"Kim","sequence":"additional","affiliation":[{"name":"Korea Advanced Institute of Science and Technology (KAIST),School of Electrical Engineering,Daejeon,Republic of Korea"}]},{"given":"Joo-Young","family":"Kim","sequence":"additional","affiliation":[{"name":"Korea Advanced Institute of Science and Technology (KAIST),School of Electrical Engineering,Daejeon,Republic of Korea"}]}],"member":"263","reference":[{"key":"ref8","article-title":"A 40-nm 646.6 TOPS\/W Sparsity-Scaling DNN Processor for On-Device Training","author":"zih-sing","year":"2022","journal-title":"2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)"},{"key":"ref7","article-title":"A 28nm 276.55 TFLOPS\/W sparse deep-neural-network training processor with implicit redundancy speculation and batch normalization reformulation","author":"yang","year":"2021","journal-title":"2021 Symposium on VLSI Circuits"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV48922.2021.00453"},{"key":"ref4","article-title":"7.4 GANPU: A 135TFLOPS\/W multi-DNN training processor for GANs with speculative dual-sparsity exploitation","author":"sanghoon","year":"2020","journal-title":"2020 IEEE International Solid-State Circuits Conference-(ISSCC)"},{"key":"ref3","article-title":"CPT: Efficient Deep Neural Network Training via Cyclic Precision","author":"yonggan","year":"2021","journal-title":"9th International Conference on Learning Representations (ICLR) 2021"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"2858","DOI":"10.1109\/JSSC.2021.3066400","article-title":"HNPU: An adaptive DNN training processor utilizing stochastic dynamic fixed-point and active bit-precision searching","volume":"56","author":"donghyeon","year":"2021","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref5","article-title":"9.3 A 40nm 4.81 TFLOPS\/W 8b floating-point training processor for non-sparse neural networks using shared exponent bias and 24-way fused multiply-add tree","volume":"64","author":"jeongwoo","year":"2021","journal-title":"2021 IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref2","first-page":"430","article-title":"Pathways: Asynchronous distributed dataflow for ml","author":"paul","year":"0","journal-title":"Proceedings of Machine Learning and Systems 4 (2022)"},{"key":"ref1","article-title":"XRBench: An Extended Reality (XR) Machine Learning Benchmark Suite for the Metaverse","author":"hyoukjun","year":"2022","journal-title":"arXiv preprint arXiv 2211 08675"}],"event":{"name":"ESSCIRC 2023- IEEE 49th European Solid State Circuits Conference (ESSCIRC)","start":{"date-parts":[[2023,9,11]]},"location":"Lisbon, Portugal","end":{"date-parts":[[2023,9,14]]}},"container-title":["ESSCIRC 2023- IEEE 49th European Solid State Circuits Conference (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10268677\/10268683\/10268810.pdf?arnumber=10268810","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,23]],"date-time":"2023-10-23T17:53:09Z","timestamp":1698083589000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10268810\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,9,11]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/esscirc59616.2023.10268810","relation":{},"subject":[],"published":{"date-parts":[[2023,9,11]]}}}