{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T06:40:48Z","timestamp":1725604848444},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/essderc.2013.6818815","type":"proceedings-article","created":{"date-parts":[[2014,5,30]],"date-time":"2014-05-30T14:34:21Z","timestamp":1401460461000},"page":"45-48","source":"Crossref","is-referenced-by-count":4,"title":["Performance limit of parallel electric field tunnel FET and improvement by modified gate and channel configurations"],"prefix":"10.1109","author":[{"given":"Y.","family":"Morita","sequence":"first","affiliation":[]},{"given":"T.","family":"Mori","sequence":"additional","affiliation":[]},{"given":"S.","family":"Migita","sequence":"additional","affiliation":[]},{"given":"W.","family":"Mizubayashi","sequence":"additional","affiliation":[]},{"given":"A.","family":"Tanabe","sequence":"additional","affiliation":[]},{"given":"K.","family":"Fukuda","sequence":"additional","affiliation":[]},{"given":"T.","family":"Matsukawa","sequence":"additional","affiliation":[]},{"given":"K.","family":"Endo","sequence":"additional","affiliation":[]},{"given":"S.","family":"O'uchi","sequence":"additional","affiliation":[]},{"given":"Y. X.","family":"Liu","sequence":"additional","affiliation":[]},{"given":"M.","family":"Masahara","sequence":"additional","affiliation":[]},{"given":"H.","family":"Ota","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"14","article-title":"Green Transistor - A VDD Scaling Path for Future Low Power ICs","author":"hu","year":"2008","journal-title":"VLSI-TSA 2008"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131563"},{"journal-title":"HyENEXSS Ver 5 5","year":"0","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070470"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.52.04CC25"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2012.6404355"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1002\/pssc.201100241"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2140322"},{"key":"9","article-title":"Synthetic electric field tunnel FETs: Drain current multiplication demonstrated by wrapped gate electrode around ultrathin epitaxial channel","author":"morita","year":"2013","journal-title":"Symp VLSI Tech Dig"},{"journal-title":"Atlas User's Manual","year":"0","key":"8"}],"event":{"name":"ESSDERC 2013 - 43rd European Solid State Device Research Conference","start":{"date-parts":[[2013,9,16]]},"location":"Bucharest, Romania","end":{"date-parts":[[2013,9,20]]}},"container-title":["2013 Proceedings of the European Solid-State Device Research Conference (ESSDERC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6811819\/6818804\/06818815.pdf?arnumber=6818815","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T13:59:36Z","timestamp":1490277576000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6818815\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/essderc.2013.6818815","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}