{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T07:36:37Z","timestamp":1767339397200,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/essderc.2014.6948830","type":"proceedings-article","created":{"date-parts":[[2014,11,12]],"date-time":"2014-11-12T22:53:35Z","timestamp":1415832815000},"page":"341-344","source":"Crossref","is-referenced-by-count":6,"title":["Advanced TCAD for predictive FinFETs Vth mismatch using full 3D process\/device simulation"],"prefix":"10.1109","author":[{"given":"E. M","family":"Bazizi","sequence":"first","affiliation":[]},{"given":"A.","family":"Zaka","sequence":"additional","affiliation":[]},{"given":"T.","family":"Herrmann","sequence":"additional","affiliation":[]},{"given":"F.","family":"Benistant","sequence":"additional","affiliation":[]},{"given":"J. H. M.","family":"Tin","sequence":"additional","affiliation":[]},{"given":"J. P.","family":"Goh","sequence":"additional","affiliation":[]},{"given":"L.","family":"Jiang","sequence":"additional","affiliation":[]},{"given":"M.","family":"Joshi","sequence":"additional","affiliation":[]},{"given":"H.","family":"van Meer","sequence":"additional","affiliation":[]},{"given":"K.","family":"Korablev","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","first-page":"1","article-title":"The use of SiGe barriers during the formation 270 of p+ shallow junctions by ion implantation","volume":"810","author":"thompson","year":"2004","journal-title":"Mater Res Soc 271"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1967.6123"},{"journal-title":"GLOBALFOUNDRIES","year":"0","author":"egley","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1063\/1.353287"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/43.9186"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2008.4588573"},{"key":"2","first-page":"645","article-title":"Gate length scaling and high drive currents enabled for high performance SOI technology using High-j\/metal gate","author":"henson","year":"2008","journal-title":"International Electron Devices Meeting"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/16.887014"},{"journal-title":"Sentaurus Device User Guide","year":"2013","key":"10"},{"journal-title":"Taurus Medici User Guide","year":"2010","key":"7"},{"journal-title":"Taurus TSUPREM User Guide","first-page":"268","year":"2010","key":"6"},{"key":"5","first-page":"978","article-title":"A 90 nm high volume manufacturing logic technology featuring novel 45 nm gate length strained silicon CMOS transistors SiGe","author":"ghani","year":"2003","journal-title":"International Electron Devices Meeting"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131485"},{"journal-title":"Sentaurus Process User Guide","year":"2013","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1063\/1.4766535"}],"event":{"name":"ESSDERC 2014 - 44th European Solid State Device Research Conference","start":{"date-parts":[[2014,9,22]]},"location":"Venice Lido, Italy","end":{"date-parts":[[2014,9,26]]}},"container-title":["2014 44th European Solid State Device Research Conference (ESSDERC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6926646\/6948742\/06948830.pdf?arnumber=6948830","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T04:51:59Z","timestamp":1490331119000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6948830\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/essderc.2014.6948830","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}