{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T18:32:03Z","timestamp":1761676323800,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/essderc.2015.7324708","type":"proceedings-article","created":{"date-parts":[[2015,11,12]],"date-time":"2015-11-12T23:03:10Z","timestamp":1447369390000},"page":"40-43","source":"Crossref","is-referenced-by-count":8,"title":["Compact modeling of DG-Tunnel FET for Verilog-A implementation"],"prefix":"10.1109","author":[{"given":"Arnab","family":"Biswas","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"De Michielis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonios","family":"Bazigos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adrian Mihai","family":"Ionescu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/0038-1101(95)00099-F"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ULIS.2014.6813922"},{"journal-title":"Tech Rep","article-title":"Sentaurus TCAD user guide Ver: 12014.09","year":"0","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2028907"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2013.2252317"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.911033"},{"key":"ref16","first-page":"2008","article-title":"Circuit-level requirements for MOSFET-replacement devices","volume":"11","author":"kam","year":"2008","journal-title":"IEDM Technical Digest"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1063\/1.3277044"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2015.2400371"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"1523","DOI":"10.1109\/LED.2012.2212175","article-title":"Understanding the Superlinear Onset of Tunnel-FET Output Characteristic","volume":"33","author":"de","year":"2012","journal-title":"IEEE EDL"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2329372"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2010.5551905"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2040661"},{"key":"ref2","first-page":"1","article-title":"Impact of SOl, Sil-xGexOI and GeOI substrates on CMOS compatible tunnel FET performance","volume":"4","author":"mayer","year":"2008","journal-title":"IEDM Technical Digest"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/nature10679"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6478994"}],"event":{"name":"ESSDERC 2015 - 45th European Solid-State Device Research Conference","start":{"date-parts":[[2015,9,14]]},"location":"Graz, Austria","end":{"date-parts":[[2015,9,18]]}},"container-title":["2015 45th European Solid State Device Research Conference (ESSDERC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7300344\/7324696\/07324708.pdf?arnumber=7324708","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T23:32:51Z","timestamp":1498260771000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7324708\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/essderc.2015.7324708","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}