{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,28]],"date-time":"2026-06-28T00:33:44Z","timestamp":1782606824795,"version":"3.54.5"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/essderc.2015.7324750","type":"proceedings-article","created":{"date-parts":[[2015,11,12]],"date-time":"2015-11-12T18:03:10Z","timestamp":1447351390000},"page":"202-205","source":"Crossref","is-referenced-by-count":5,"title":["Vertical field effect transistor with sub-15nm gate-all-around on Si nanowire array"],"prefix":"10.1109","author":[{"given":"G.","family":"Larrieu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Y.","family":"Guerfi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"X.L","family":"Han","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"N.","family":"Clement","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1039\/c3nr33738c"},{"key":"ref3","first-page":"102","article-title":"Circuit and process co-design with vertical gate-all-around nanowire FET technology to extend CMOS scaling for 5nm and beyond technologies","author":"bao","year":"2014","journal-title":"Proc European Solid-State Device Research Conference (ESSDERC)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1063\/1.4858955"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2010.12.102"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2131111"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131494"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479001"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"1361","DOI":"10.1109\/TED.2011.2121912","article-title":"Parasitic capacitances: analytical models and impact on circuit-level performance","volume":"58","author":"wei","year":"2011","journal-title":"IEEE Trans Electron Dev"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/nature10676"}],"event":{"name":"ESSDERC 2015 - 45th European Solid-State Device Research Conference","location":"Graz, Austria","start":{"date-parts":[[2015,9,14]]},"end":{"date-parts":[[2015,9,18]]}},"container-title":["2015 45th European Solid State Device Research Conference (ESSDERC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7300344\/7324696\/07324750.pdf?arnumber=7324750","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T19:32:50Z","timestamp":1498246370000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7324750\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/essderc.2015.7324750","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}