{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,10]],"date-time":"2024-08-10T21:49:53Z","timestamp":1723326593634},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/essderc.2016.7599632","type":"proceedings-article","created":{"date-parts":[[2016,10,20]],"date-time":"2016-10-20T21:00:55Z","timestamp":1476997255000},"source":"Crossref","is-referenced-by-count":9,"title":["On-chip I\u2013V variability and random telegraph noise characterization in 28 nm CMOS"],"prefix":"10.1109","author":[{"given":"Amy","family":"Whitcombe","sequence":"first","affiliation":[]},{"given":"Scott","family":"Taylor","sequence":"additional","affiliation":[]},{"given":"Martin","family":"Denham","sequence":"additional","affiliation":[]},{"given":"Vladimir","family":"Milovanovic","sequence":"additional","affiliation":[]},{"given":"Borivoje","family":"Nikolic","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2254118"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2030719"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2015.7112833"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2013.6532126"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242499"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2007.4339696"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703437"},{"key":"ref8","article-title":"Assessing the impact of RTN on logic timing margin using a 32 nm dual ring oscillator array","author":"tang","year":"2015","journal-title":"IEDM"},{"key":"ref7","article-title":"High sigma measurement of random threshold vatiation in 14nm logic FinFET technology","author":"giles","year":"2015","journal-title":"VLSI Technology"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223694"},{"key":"ref9","article-title":"A 40 nm LP CMOS self-biased continuous-time comparator with sub-100ps delay at 1.1V & 1.2 mW","author":"milovanovic","year":"2013","journal-title":"ESSCIRC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2278980"}],"event":{"name":"ESSDERC 2016 - 46th European Solid-State Device Research Conference","location":"Lausanne, Switzerland","start":{"date-parts":[[2016,9,12]]},"end":{"date-parts":[[2016,9,15]]}},"container-title":["2016 46th European Solid-State Device Research Conference (ESSDERC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7584557\/7598672\/07599632.pdf?arnumber=7599632","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,11,2]],"date-time":"2016-11-02T07:01:17Z","timestamp":1478070077000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7599632\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/essderc.2016.7599632","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}