{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,8]],"date-time":"2025-10-08T15:07:51Z","timestamp":1759936071834,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/essderc.2017.8066578","type":"proceedings-article","created":{"date-parts":[[2017,10,25]],"date-time":"2017-10-25T20:13:21Z","timestamp":1508962401000},"page":"6-9","source":"Crossref","is-referenced-by-count":6,"title":["22% Higher performance, 2x SCM write endurance heterogeneous storage with dual storage class memory and NAND flash"],"prefix":"10.1109","author":[{"given":"Chihiro","family":"Matsui","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ken","family":"Takeuchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2014.6838600"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176872"},{"journal-title":"Micron 3D XPoint Technology","year":"0","key":"ref12"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"2012","author":"hennessy","key":"ref13"},{"journal-title":"MSR Cambridge Traces","year":"0","key":"ref14"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.56.04CE02"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2015.7150277"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"449","DOI":"10.1147\/rd.524.0449","article-title":"Overview of candidate device technologies for storage-class memory","volume":"52","author":"burr","year":"2008","journal-title":"IBM J Research and Development"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0439"},{"journal-title":"Intel Optane Technology","year":"0","key":"ref8"},{"year":"0","key":"ref7"},{"key":"ref2","first-page":"134","article-title":"x11 performacne increase, x6.9 endurance enhancement, 93% energy reduction of 3D TSV-integrated hybrid ReRAM\/MLC NAND SSDs by data fragmentation suppression","author":"fujii","year":"2012","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014027"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838490"}],"event":{"name":"ESSDERC 2017 - 47th IEEE European Solid-State Device Research Conference (ESSDERC)","start":{"date-parts":[[2017,9,11]]},"location":"Leuven, Belgium","end":{"date-parts":[[2017,9,14]]}},"container-title":["2017 47th European Solid-State Device Research Conference (ESSDERC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8059714\/8066575\/08066578.pdf?arnumber=8066578","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,5]],"date-time":"2019-10-05T04:52:44Z","timestamp":1570251164000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8066578\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/essderc.2017.8066578","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}