{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T16:51:38Z","timestamp":1730220698237,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/essderc.2017.8066637","type":"proceedings-article","created":{"date-parts":[[2017,10,25]],"date-time":"2017-10-25T16:13:21Z","timestamp":1508948001000},"page":"244-247","source":"Crossref","is-referenced-by-count":0,"title":["Hybrid InGaAs\/SiGe CMOS circuits with 2D and 3D monolithic integration"],"prefix":"10.1109","author":[{"given":"V.","family":"Deshpande","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Hahn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Djara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"O'Connor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Caimi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Sousa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Fompeyrine","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Czornomaz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"1","author":"vinet","year":"2014","journal-title":"S3S Conference"},{"key":"ref3","first-page":"1","author":"czornomaz","year":"2016","journal-title":"VLSIT"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/LED.2015.2514080"},{"key":"ref6","first-page":"172t","author":"czornomaz","year":"2015","journal-title":"VLSIT"},{"key":"ref11","first-page":"127","author":"deshpande","year":"2016","journal-title":"EUROSOI-ULIS"},{"key":"ref5","first-page":"8.8.1","author":"deshpande","year":"2015","journal-title":"IEDM"},{"key":"ref8","first-page":"18t","author":"hashemi","year":"2013","journal-title":"VLSI"},{"key":"ref7","volume":"106","author":"schmid","year":"2015","journal-title":"APL"},{"key":"ref2","first-page":"2.8.1","author":"czornomaz","year":"2013","journal-title":"IEDM"},{"key":"ref9","first-page":"1","author":"hashemi","year":"2014","journal-title":"VLSI"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1038\/nature10677"}],"event":{"name":"ESSDERC 2017 - 47th IEEE European Solid-State Device Research Conference (ESSDERC)","start":{"date-parts":[[2017,9,11]]},"location":"Leuven, Belgium","end":{"date-parts":[[2017,9,14]]}},"container-title":["2017 47th European Solid-State Device Research Conference (ESSDERC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8059714\/8066575\/08066637.pdf?arnumber=8066637","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,27]],"date-time":"2017-10-27T23:27:06Z","timestamp":1509146826000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8066637\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/essderc.2017.8066637","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}