{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T17:11:20Z","timestamp":1777655480355,"version":"3.51.4"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/essderc.2017.8066651","type":"proceedings-article","created":{"date-parts":[[2017,10,25]],"date-time":"2017-10-25T16:13:21Z","timestamp":1508948001000},"page":"300-303","source":"Crossref","is-referenced-by-count":13,"title":["Isolation of nanowires made on bulk wafers by ground plane doping"],"prefix":"10.1109","author":[{"given":"R.","family":"Ritzenthaler","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Mertens","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"De Keersgieter","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Mitard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Mocuta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Horiguchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223653"},{"key":"ref3","first-page":"649","article-title":"A Practical Si Nanowire Technology with Nanowire-on-Insulator structure for beyond 10nm Logic Technologies","author":"hur","year":"2013","journal-title":"IEDM Tech Dig"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2016.7573416"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1088\/0268-1242\/23\/10\/105019"},{"key":"ref8","first-page":"649","article-title":"Vertically Stacked Gate-All-Around Si Nanowire CMOS Transistors with Dual Work Function Metal Gates","author":"mertens","year":"2013","journal-title":"IEDM Tech Dig"},{"key":"ref7","year":"2016","journal-title":"Sentaurus Process User Guide L-2016 03 Synopsys"},{"key":"ref2","article-title":"Novel 3D integration process for highly scalable Nano-Beam stacked-channels GAA (NBG) CMOSFETs with HfO2\/TiN gate stack","author":"ernst","year":"2006","journal-title":"IEDM Tech Dig"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1063\/1.1862791"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2193129"}],"event":{"name":"ESSDERC 2017 - 47th IEEE European Solid-State Device Research Conference (ESSDERC)","location":"Leuven, Belgium","start":{"date-parts":[[2017,9,11]]},"end":{"date-parts":[[2017,9,14]]}},"container-title":["2017 47th European Solid-State Device Research Conference (ESSDERC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8059714\/8066575\/08066651.pdf?arnumber=8066651","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,11,30]],"date-time":"2017-11-30T14:47:07Z","timestamp":1512053227000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8066651\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/essderc.2017.8066651","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}