{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T02:10:57Z","timestamp":1771467057832,"version":"3.50.1"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/essderc.2018.8486847","type":"proceedings-article","created":{"date-parts":[[2018,10,18]],"date-time":"2018-10-18T18:50:05Z","timestamp":1539888605000},"page":"242-245","source":"Crossref","is-referenced-by-count":3,"title":["Analysis of Gate Current Wafer Level Variability in Advanced FD-SOI MOSFETs"],"prefix":"10.1109","author":[{"given":"Krishna","family":"Pradeep","sequence":"first","affiliation":[]},{"given":"T. A.","family":"Karatsori","sequence":"additional","affiliation":[]},{"given":"T.","family":"Poiroux","sequence":"additional","affiliation":[]},{"given":"A.","family":"Juge","sequence":"additional","affiliation":[]},{"given":"P.","family":"Scheer","sequence":"additional","affiliation":[]},{"given":"G.","family":"Gouget","sequence":"additional","affiliation":[]},{"given":"E.","family":"Josse","sequence":"additional","affiliation":[]},{"given":"G.","family":"Ghibando","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ULIS.2017.7962582"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2686381"},{"key":"ref12","doi-asserted-by":"crossref","DOI":"10.1016\/j.sse.2018.04.001","article-title":"Analysis and modelling of wafer-level process variability in 28 nm FD-SOI using split C-V measurements","author":"pradeep","year":"2018","journal-title":"Solid State Electronics"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2017.7954267"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2005.12.006"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2014.6894343"},{"key":"ref6","article-title":"Modeling gate and substrate currents due to conduction-and valence-band electron and hole tunneling [CMOS technology]","author":"lee","year":"2000","journal-title":"VLSI Technology 2000 Digest of Technical Papers 2000 Symposium on"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2012.11.009"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/S0038-1101(03)00242-9"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2004.05.016"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242497"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2008.4588589"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/S0038-1101(01)00220-9"}],"event":{"name":"48th European Solid-State Device Research Conference (ESSDERC 2018)","location":"Dresden","start":{"date-parts":[[2018,9,3]]},"end":{"date-parts":[[2018,9,6]]}},"container-title":["2018 48th European Solid-State Device Research Conference (ESSDERC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8476153\/8486846\/08486847.pdf?arnumber=8486847","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T21:45:53Z","timestamp":1643233553000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8486847\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/essderc.2018.8486847","relation":{},"subject":[],"published":{"date-parts":[[2018,9]]}}}