{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T01:03:16Z","timestamp":1772326996455,"version":"3.50.1"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/essderc.2018.8486862","type":"proceedings-article","created":{"date-parts":[[2018,10,18]],"date-time":"2018-10-18T14:50:05Z","timestamp":1539874205000},"page":"162-165","source":"Crossref","is-referenced-by-count":11,"title":["InGaAs FinFETs 3D Sequentially Integrated on FDSOI Si CMOS with Record Perfomance"],"prefix":"10.1109","author":[{"given":"C.","family":"Convertino","sequence":"first","affiliation":[]},{"given":"C. B.","family":"Zota","sequence":"additional","affiliation":[]},{"given":"D.","family":"Caimi","sequence":"additional","affiliation":[]},{"given":"M.","family":"Sousa","sequence":"additional","affiliation":[]},{"given":"L.","family":"Czornomaz","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"230","article-title":"Scaling of ?-Gate SOI Nanowire N-and P-FET down to 10nm Gate Length: Size-and Orientation-Dependent Strain Effects","author":"barraud","year":"2013","journal-title":"Symp VLSI Circuits"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479088"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2755662"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998205"},{"key":"ref14","article-title":"Scalability of InGaAs gate-AlI-Around FET integrated on 300mm Si platform: Demonstration of channel width down to 7nm and Lgdown to 36nm","author":"zhou","year":"2016","journal-title":"Symp VLSI Technol"},{"key":"ref15","article-title":"lnO. 53Ga0. 47As MOSFETs with high channel mobility and gate stack quality fabricated on 300 mm Si substrate","author":"huang","year":"2015","journal-title":"Symp VLSI Technol"},{"key":"ref16","first-page":"31. 1. 1","article-title":"Gate-alI-around InGaAs nanowire FETS with peak transconductance of 2200J. 1S\/J. 1m at 50nm Lg using a replacement Fin RMG flow","author":"waldron","year":"2015","journal-title":"IEEE Int Electron Devices Meet IEDM Tech Dig"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2015.2514080"},{"key":"ref18","first-page":"17. 5. 1","article-title":"A scaled replacement metal gate InGaAs-on-Insulator n-FinFET on Si with record performance","author":"hahn","year":"2017","journal-title":"International Electron Devices Meeting IEDM-95"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2014.7028194"},{"key":"ref3","first-page":"3. 1. 1","article-title":"3D Sequential Integration: Application-driven technological achievements and guidelines","author":"batude","year":"2017","journal-title":"International Electron Devices Meeting IEDM-95"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1557\/mrs.2014.137"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223698"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998193"},{"key":"ref7","first-page":"3. 2. 1","article-title":"lnGaAs Tri-gate MOSFETs with Record On-Current","author":"zota","year":"2016","journal-title":"International Electron Devices Meeting IEDM-95"},{"key":"ref2","first-page":"7. 6. 1","article-title":"Thermal effects in 3D sequential technology","author":"triantopoulos","year":"2017","journal-title":"International Electron Devices Meeting IEDM-95"},{"key":"ref1","first-page":"32. 1. 1","article-title":"The impact of Sequential-3D integration on semiconductor scaling roadmap","author":"mallik","year":"2017","journal-title":"International Electron Devices Meeting IEDM-95"},{"key":"ref9","first-page":"32. 2. 1","article-title":"High performance low temperature FinFET with DSPER, gate last and Self Aligned Contact for 3D sequential integration","author":"micout","year":"2017","journal-title":"International Electron Devices Meeting IEDM-95"}],"event":{"name":"48th European Solid-State Device Research Conference (ESSDERC 2018)","location":"Dresden","start":{"date-parts":[[2018,9,3]]},"end":{"date-parts":[[2018,9,6]]}},"container-title":["2018 48th European Solid-State Device Research Conference (ESSDERC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8476153\/8486846\/08486862.pdf?arnumber=8486862","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,23]],"date-time":"2020-08-23T23:19:07Z","timestamp":1598224747000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8486862\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/essderc.2018.8486862","relation":{},"subject":[],"published":{"date-parts":[[2018,9]]}}}