{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,24]],"date-time":"2025-07-24T11:08:51Z","timestamp":1753355331019},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/essderc.2018.8486885","type":"proceedings-article","created":{"date-parts":[[2018,10,18]],"date-time":"2018-10-18T18:50:05Z","timestamp":1539888605000},"page":"194-197","source":"Crossref","is-referenced-by-count":4,"title":["ESD diodes with Si\/SiGe superlattice I\/O finFET architecture in a vertically stacked horizontal nanowire technology"],"prefix":"10.1109","author":[{"given":"Marko","family":"Simicic","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Geert","family":"Hellings","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shih-Hung","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naoto","family":"Horiguchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitri","family":"Linten","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047089"},{"key":"ref3","first-page":"49","article-title":"Transmission line pulse technique for circuit modeling of ESD phenomena","author":"maloney","year":"0","journal-title":"EOS\/ESD Symposium Proceedings 1985"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/3476.739177"},{"journal-title":"ESDA\/JEDEC Joint Standard for Electrostatic Discharge Sensitivity Testing-Charged Device Model (CDM)-Device Level","year":"2014","key":"ref5"},{"journal-title":"Microwave Engineering","year":"2012","author":"pozar","key":"ref7"},{"key":"ref2","article-title":"Si\/SiGe superlattice I\/O finFETs in a vertically-stacked Gate-AlI-Around horizontal Nanowire Technology","author":"hellings","year":"0","journal-title":"2018 IEEE Symposium on VLSI Technology"},{"key":"ref1","first-page":"1","article-title":"Gate-alI-around MOSFETs based on vertically stacked horizontal Si nanowires in a replacement metal gate process on bulk Si substrates","author":"mertens","year":"0","journal-title":"VLSI Technology 2016 IEEE Symposium"}],"event":{"name":"48th European Solid-State Device Research Conference (ESSDERC 2018)","start":{"date-parts":[[2018,9,3]]},"location":"Dresden","end":{"date-parts":[[2018,9,6]]}},"container-title":["2018 48th European Solid-State Device Research Conference (ESSDERC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8476153\/8486846\/08486885.pdf?arnumber=8486885","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T03:19:50Z","timestamp":1598239190000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8486885\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/essderc.2018.8486885","relation":{},"subject":[],"published":{"date-parts":[[2018,9]]}}}