{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,3]],"date-time":"2025-08-03T04:11:34Z","timestamp":1754194294247,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/essderc.2018.8486886","type":"proceedings-article","created":{"date-parts":[[2018,10,18]],"date-time":"2018-10-18T18:50:05Z","timestamp":1539888605000},"page":"50-53","source":"Crossref","is-referenced-by-count":23,"title":["Energy-Efficient Logic-in-Memory I-bit Full Adder Enabled by a Physics-Based RRAM Compact Model"],"prefix":"10.1109","author":[{"given":"Francesco Maria","family":"Puglisi","sequence":"first","affiliation":[]},{"given":"Lorenzo","family":"Pacchioni","sequence":"additional","affiliation":[]},{"given":"Nicolo","family":"Zagni","sequence":"additional","affiliation":[]},{"given":"Paolo","family":"Pavan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2238883"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547703"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IPFA.2017.8060063"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2014.6931558"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.3407"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DISCOVER.2016.7806227"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2578881"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2778315"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2699679"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"873","DOI":"10.1038\/nature08940","article-title":"&#x2018;Memristive&#x2019; switches enable &#x2018;stateful&#x2019; logic operations via material implication","volume":"464","author":"borghetti","year":"2010","journal-title":"Nature"},{"journal-title":"International Roadmap for Devices and Systems","year":"2016","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6463\/aa9646"}],"event":{"name":"48th European Solid-State Device Research Conference (ESSDERC 2018)","start":{"date-parts":[[2018,9,3]]},"location":"Dresden","end":{"date-parts":[[2018,9,6]]}},"container-title":["2018 48th European Solid-State Device Research Conference (ESSDERC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8476153\/8486846\/08486886.pdf?arnumber=8486886","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T03:19:50Z","timestamp":1598239190000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8486886\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/essderc.2018.8486886","relation":{},"subject":[],"published":{"date-parts":[[2018,9]]}}}