{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,25]],"date-time":"2026-10-25T04:36:08Z","timestamp":1792902968721,"version":"4.5.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/essderc.2018.8486888","type":"proceedings-article","created":{"date-parts":[[2018,10,18]],"date-time":"2018-10-18T14:50:05Z","timestamp":1539874205000},"page":"54-57","source":"Crossref","is-referenced-by-count":14,"title":["A Physically Unclonable Function with BER < 0.35% for Secure Chip Authentication Using Write Speed Variation of RRAM"],"prefix":"10.1109","author":[{"given":"Jianguo","family":"Yang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xing","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tao","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaoyong","family":"Xue","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhiliang","family":"Hong","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuanyuan","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"David Wei","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hongliang","family":"Lu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2015.2506641"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2015.7063022"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2120650"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/vlsit.2015.7223695"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2017.7993610"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/vlsit.2016.7573433"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409672"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2647230"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556182"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243780"},{"key":"ref11","first-page":"TI02","article-title":"Reliability significant improvement of resistive switching memory by dynamic self-adaptive write method","volume-title":"VLSI Technology (VLSIT), 2013 Symposium on","author":"Song"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2014.6894435"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2503707"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8051019"}],"event":{"name":"48th European Solid-State Device Research Conference (ESSDERC 2018)","location":"Dresden","start":{"date-parts":[[2018,9,3]]},"end":{"date-parts":[[2018,9,6]]}},"container-title":["2018 48th European Solid-State Device Research Conference (ESSDERC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8476153\/8486846\/08486888.pdf?arnumber=8486888","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,10,25]],"date-time":"2026-10-25T04:22:33Z","timestamp":1792902153000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8486888\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/essderc.2018.8486888","relation":{},"subject":[],"published":{"date-parts":[[2018,9]]}}}