{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,9]],"date-time":"2025-10-09T21:13:06Z","timestamp":1760044386560},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/essderc.2018.8486914","type":"proceedings-article","created":{"date-parts":[[2018,10,18]],"date-time":"2018-10-18T18:50:05Z","timestamp":1539888605000},"page":"150-153","source":"Crossref","is-referenced-by-count":11,"title":["Endurance-based Dynamic V<inf>TH<\/inf>Distribution Shaping of 3D-TLC NAND Flash Memories to Suppress Both Lateral Charge Migration and Vertical Charge De-trap and Increase Data-retention Time by 2.7x"],"prefix":"10.1109","author":[{"given":"Shun","family":"Suzuki","sequence":"first","affiliation":[]},{"given":"Yoshiaki","family":"Deguchi","sequence":"additional","affiliation":[]},{"given":"Toshiki","family":"Nakamura","sequence":"additional","affiliation":[]},{"given":"Ken","family":"Takeuchi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"19. 2. 1","article-title":"Lateral Charge Migration Suppression of 3D-NAND Flash by VTHNearing for Near Data Computing","author":"mizoguchi","year":"2017","journal-title":"Technical Digest IEEE Int Electron Devices Meeting"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2011.6044201"},{"key":"ref6","first-page":"78","article-title":"Comprehensive evaluation of early retention (fast charge loss within a few seconds) characteristics in tube-type 3-D NAND flash memory","author":"choi","year":"2016","journal-title":"IEEE Symposium on VLSI Technology Digest of Technical Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223670"},{"key":"ref8","first-page":"161","article-title":"Word-line Batch VTHModulation of TLC NAND Flash Memories for Both Write-Hot and Cold Data","author":"deguchi","year":"2017","journal-title":"Proceedings of IEEE Asian Solid-State Circuits Conference"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2002.996607"},{"key":"ref2","first-page":"336","article-title":"A 512Gb 3b\/Cell, 3D flash memory on a 96-word-line-layer technology","author":"maejima","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2014.6858406"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2697000"}],"event":{"name":"48th European Solid-State Device Research Conference (ESSDERC 2018)","start":{"date-parts":[[2018,9,3]]},"location":"Dresden","end":{"date-parts":[[2018,9,6]]}},"container-title":["2018 48th European Solid-State Device Research Conference (ESSDERC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8476153\/8486846\/08486914.pdf?arnumber=8486914","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T03:20:09Z","timestamp":1598239209000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8486914\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/essderc.2018.8486914","relation":{},"subject":[],"published":{"date-parts":[[2018,9]]}}}