{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T02:35:29Z","timestamp":1767839729299,"version":"3.49.0"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/essderc.2019.8901731","type":"proceedings-article","created":{"date-parts":[[2019,11,25]],"date-time":"2019-11-25T14:01:19Z","timestamp":1574690479000},"page":"130-133","source":"Crossref","is-referenced-by-count":14,"title":["SIMPLY: Design of a RRAM-Based Smart Logic-in-Memory Architecture using RRAM Compact Model"],"prefix":"10.1109","author":[{"given":"Francesco Maria","family":"Puglisi","sequence":"first","affiliation":[{"name":"Università di Modena e Reggio Emilia,DIEF,Modena (MO),Italy,41125"}]},{"given":"Tommaso","family":"Zanotti","sequence":"additional","affiliation":[{"name":"Università di Modena e Reggio Emilia,DIEF,Modena (MO),Italy,41125"}]},{"given":"Paolo","family":"Pavan","sequence":"additional","affiliation":[{"name":"Università di Modena e Reggio Emilia,DIEF,Modena (MO),Italy,41125"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.3407"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IPFA.2017.8060063"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2699679"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479018"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2578881"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"50","DOI":"10.1109\/ESSDERC.2018.8486886","article-title":"Energy-Efficient Logic-in-Memory I-bit Full Adder Enabled by a Physics-Based RRAM Compact Model","author":"puglisi","year":"2018","journal-title":"Solid-State Device Research Conference (ESSDERC) 2018 48th European"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6463\/aa9646"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2833208"},{"key":"ref1","article-title":"International Roadmap for Devices and Systems","year":"2016"}],"event":{"name":"ESSDERC 2019 - 49th European Solid-State Device Research Conference (ESSDERC)","location":"Cracow, Poland","start":{"date-parts":[[2019,9,23]]},"end":{"date-parts":[[2019,9,26]]}},"container-title":["ESSDERC 2019 - 49th European Solid-State Device Research Conference (ESSDERC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8894830\/8901681\/08901731.pdf?arnumber=8901731","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,20]],"date-time":"2025-08-20T18:32:53Z","timestamp":1755714773000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8901731\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/essderc.2019.8901731","relation":{},"subject":[],"published":{"date-parts":[[2019,9]]}}}