{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,3]],"date-time":"2025-12-03T18:52:42Z","timestamp":1764787962921,"version":"3.46.0"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/essderc.2019.8901736","type":"proceedings-article","created":{"date-parts":[[2019,11,25]],"date-time":"2019-11-25T14:01:19Z","timestamp":1574690479000},"page":"74-77","source":"Crossref","is-referenced-by-count":3,"title":["IPCEI subcontracts contributing to 22-FDX Add-On Functionalities at GF"],"prefix":"10.1109","author":[{"given":"S.","family":"Kolodinski","sequence":"first","affiliation":[{"name":"Technology Coordination GLOBALFOUNDRIES Management Services LLC & Co.KG"}]},{"given":"C.","family":"Mart","sequence":"additional","affiliation":[{"name":"IOT Components and Systems Fraunhofer Institute for Photonic Microsystems IPMS,Dresden,Germany"}]},{"given":"W.","family":"Weinreich","sequence":"additional","affiliation":[{"name":"IOT Components and Systems Fraunhofer Institute for Photonic Microsystems IPMS,Dresden,Germany"}]},{"given":"V.","family":"Sessi","sequence":"additional","affiliation":[{"name":"Namlab gGmbH,Dresden,Germany"}]},{"given":"J.","family":"Trommer","sequence":"additional","affiliation":[{"name":"Namlab gGmbH,Dresden,Germany"}]},{"given":"T.","family":"Chohan","sequence":"additional","affiliation":[{"name":"Namlab gGmbH,Dresden,Germany"}]},{"given":"H.","family":"Mulaosmanovic","sequence":"additional","affiliation":[{"name":"Namlab gGmbH,Dresden,Germany"}]},{"given":"W. M.","family":"Weber","sequence":"additional","affiliation":[{"name":"Namlab gGmbH,Dresden,Germany"}]},{"given":"S.","family":"Slesazeck","sequence":"additional","affiliation":[{"name":"Namlab gGmbH,Dresden,Germany"}]},{"given":"B.","family":"Peng","sequence":"additional","affiliation":[{"name":"Chair for Electron Devices and Integrated Circuits TU Dresden,Dresden,Germany"}]},{"given":"C.","family":"Esposito","sequence":"additional","affiliation":[{"name":"Chair for Electron Devices and Integrated Circuits TU Dresden,Dresden,Germany"}]},{"given":"Y.","family":"Zimmermann","sequence":"additional","affiliation":[{"name":"Chair for Electron Devices and Integrated Circuits TU Dresden,Dresden,Germany"}]},{"given":"M.","family":"Schr\u00f6ter","sequence":"additional","affiliation":[{"name":"Chair for Electron Devices and Integrated Circuits TU Dresden,Dresden,Germany"}]},{"given":"X.","family":"Xu","sequence":"additional","affiliation":[{"name":"Chair of Circuit Design and Network Theory Technische Universität Dresden,Germany"}]},{"given":"P. V.","family":"Testa","sequence":"additional","affiliation":[{"name":"Chair of Circuit Design and Network Theory Technische Universität Dresden,Germany"}]},{"given":"C.","family":"Carta","sequence":"additional","affiliation":[{"name":"Chair of Circuit Design and Network Theory Technische Universität Dresden,Germany"}]},{"given":"F.","family":"Ellinger","sequence":"additional","affiliation":[{"name":"Chair of Circuit Design and Network Theory Technische Universität Dresden,Germany"}]},{"given":"S.","family":"Lehmann","sequence":"additional","affiliation":[{"name":"Technology & Integration GLOBALFOUNDRIES"}]},{"given":"M.","family":"Drescher","sequence":"additional","affiliation":[{"name":"Technology & Integration GLOBALFOUNDRIES"}]},{"given":"M.","family":"Wiatr","sequence":"additional","affiliation":[{"name":"Technology & Integration GLOBALFOUNDRIES"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevApplied.7.034025"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2024022"},{"key":"ref12","first-page":"244","article-title":"Flexible virtual source compact model for fast modeling of new channel materials and device architectures","volume":"4","author":"mothes","year":"2018","journal-title":"TechConnect Briefs"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.915085"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/BIPOL.1991.160962"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/BIPOL.1991.160985"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2854671"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2017.2779832"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEEE-IWS.2018.8400954"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2859187"},{"key":"ref4","article-title":"Eliminating Charge Sharing in Clocked Logic Gates on the Device Level Employing Transistors with Multiple Independent Inputs","author":"trommer","year":"2019","journal-title":"Accepted ESSDERC Conf Proc"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2884646"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1063\/1.5089821"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131606"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1063\/1.5046844"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevMaterials.2.124405"},{"key":"ref2","first-page":"605","article-title":"A Physical Synthesis Flow for Early Technology Evaluation of Silicon Nanowire based Reconfigurable FETs","author":"rai","year":"2018","journal-title":"Proceedings of the Design Automation and Test in Europe (DATE)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2362112"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1063\/1.5019308"}],"event":{"name":"ESSDERC 2019 - 49th European Solid-State Device Research Conference (ESSDERC)","start":{"date-parts":[[2019,9,23]]},"location":"Cracow, Poland","end":{"date-parts":[[2019,9,26]]}},"container-title":["ESSDERC 2019 - 49th European Solid-State Device Research Conference (ESSDERC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8894830\/8901681\/08901736.pdf?arnumber=8901736","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,3]],"date-time":"2025-12-03T18:40:25Z","timestamp":1764787225000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8901736\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/essderc.2019.8901736","relation":{},"subject":[],"published":{"date-parts":[[2019,9]]}}}