{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T19:09:09Z","timestamp":1761419349547,"version":"3.44.0"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/essderc.2019.8901760","type":"proceedings-article","created":{"date-parts":[[2019,11,25]],"date-time":"2019-11-25T14:01:19Z","timestamp":1574690479000},"page":"186-189","source":"Crossref","is-referenced-by-count":5,"title":["Comparison of modeling approaches for transistor degradation: model card adaptations vs subcircuits"],"prefix":"10.1109","author":[{"given":"Andr\u00e9","family":"Lange","sequence":"first","affiliation":[{"name":"Fraunhofer Institute for Integrated Circuits IIS,Division Engineering of Adaptive Systems EAS,Dresden,Germany"}]},{"given":"Fabio A. Velarde","family":"Gonzalez","sequence":"additional","affiliation":[{"name":"Fraunhofer Institute for Integrated Circuits IIS,Division Engineering of Adaptive Systems EAS,Dresden,Germany"}]},{"given":"Insaf","family":"Lahbib","sequence":"additional","affiliation":[{"name":"X-FAB France SAS,Corbeil-Essonnes Cedex,France"}]},{"given":"Sonja","family":"Crocoll","sequence":"additional","affiliation":[{"name":"X-FAB Dresden GmbH & Co. KG,Dresden,Germany"}]}],"member":"263","reference":[{"year":"0","key":"ref10"},{"year":"2006","key":"ref11","article-title":"130nm BSIM4 model card for bulk CMOS: V1.0"},{"key":"ref12","article-title":"NBTI and HCI models for circuit level aging simulations in different EDA environments","author":"gonzalez","year":"2018","journal-title":"ESREF"},{"article-title":"Aging Simulation with variation of several model parameters","year":"2017","author":"pieper","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2153854"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/16.3358"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2011.09.002"},{"key":"ref17","article-title":"Analog-circuit NBTI degradation and time-dependent NBTI variability","author":"giering","year":"2016","journal-title":"IRPS"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2010.5488856"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2032790"},{"year":"0","key":"ref4","article-title":"Circuit Simulation"},{"year":"0","key":"ref3","article-title":"Eldo Platform"},{"year":"0","key":"ref6"},{"year":"0","key":"ref5"},{"year":"0","key":"ref8"},{"year":"2016","key":"ref7","article-title":"JEP122G: Failure Mechanisms and Models for Semiconductor devices"},{"year":"0","key":"ref2","article-title":"Legato Reliability Solution – Industry’s first complete analog IC design for reliability solution"},{"year":"0","key":"ref1","article-title":"The International Technology Roadmap for Semiconductors (ITRS): 2015 Edition"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.078"},{"journal-title":"“Toward consistent circuit-level aging simulations in different EDA environments","year":"2019","author":"gonzalez","key":"ref20"}],"event":{"name":"ESSDERC 2019 - 49th European Solid-State Device Research Conference (ESSDERC)","start":{"date-parts":[[2019,9,23]]},"location":"Cracow, Poland","end":{"date-parts":[[2019,9,26]]}},"container-title":["ESSDERC 2019 - 49th European Solid-State Device Research Conference (ESSDERC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8894830\/8901681\/08901760.pdf?arnumber=8901760","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T18:21:41Z","timestamp":1755800501000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8901760\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/essderc.2019.8901760","relation":{},"subject":[],"published":{"date-parts":[[2019,9]]}}}